A14100A-1BG313C (Microsemi) PDF资料下载 Datasheet(3/90 页)

您现在的位置：买卖IC网 > PDF目录4334 > A14100A-1BG313C (Microsemi SoC)IC FPGA 10K GATES 313-BGA PDF资料下载

参数资料

Accelerator Series FPGAs – ACT 3 Family

R e visio n 3

2 -3

The S-module contains a full implementation of the C-module plus a clearable sequential element that

can either implement a latch or flip-flop function. The S-module can therefore implement any function

implemented by the C-module. This allows complex combinatorial-sequential functions to be

implemented with no delay penalty. The Designer Series Development System will automatically

combine any C-module macro driving an S-module macro into the S-module, thereby freeing up a logic

module and eliminating a module delay.

The clear input CLR is accessible from the routing channel. In addition, the clock input may be connected

to one of three clock networks: CLKA, CLKB, or HCLK. The C-module and S-module functional

descriptions are shown in Figure 2-2 and Figure 2-3 on page 2-2. The clock selection is determined by a

multiplexer select at the clock input to the S-module.

I/Os

I/O Modules

I/O modules provide an interface between the array and the I/O Pad Drivers. I/O modules are located in

the array and access the routing channels in a similar fashion to logic modules. The I/O module

schematic is shown in Figure 4. The signals DataIn and DataOut connect to the I/O pad driver.

Each I/O module contains two D-type flip-flops. Each flip-flop is connected to the dedicated I/O clock

(IOCLK). Each flip-flop can be bypassed by nonsequential I/Os. In addition, each flip-flop contains a data

enable input that can be accessed from the routing channels (ODE and IDE). The asynchronous

preset/clear input is driven by the dedicated preset/clear network (IOPCL). Either preset or clear can be

selected individually on an I/O module by I/O module basis.

Figure 2-4

Functional Diagram for I/O Module

DATAOUT

CLR/PRE

DATAIN

IOCLK

IOPCL

CLR/PRE

ODE

MUX

相关代理商/技术参数	参数描述
A14100A-1BG313I	制造商:未知厂家制造商全称:未知厂家功能描述:Field Programmable Gate Array (FPGA)
A14100A-1CQ256B	制造商:Microsemi Corporation 功能描述:FPGA ACT 3 10K GATES 1377 CELLS 125MHZ 0.8UM 5V 256CQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 10K GATES 256-CQFP MIL
A14100A-1CQ256BX3	制造商:Microsemi Corporation 功能描述:FPGA,ACT3 FAMILY,OTP DEVICE,5V SINGLE LOT DATE CODE - Trays
A14100A-1CQ256C	功能描述:IC FPGA 10K GATES 256-CQFP RoHS:否类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列）系列:ACT™ 3 标准包装:1 系列:ProASICPLUS LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:129024 输入/输出数:248 门数:600000 电源电压:2.3 V ~ 2.7 V 安装类型:表面贴装工作温度:- 封装/外壳:352-BFCQFP，带拉杆供应商设备封装:352-CQFP（75x75）
A14100A-1CQ256E	制造商:ACTEL 制造商全称:Actel Corporation 功能描述:HiRel FPGAs

发布紧急采购，3分钟左右您将得到回复。

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购