参数资料
| 型号： | A1425A-1CQ132C |
| 厂商： | Microsemi SoC |
| 文件页数： | 8/90页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 2500 GATES 132-CQFP |
| 产品变化通告： | A1425A Family Discontinuation 23/Jan/2012 |
| 标准包装： | 1 |
| 系列： | ACT™ 3 |
| LAB/CLB数： | 310 |
| 输入/输出数： | 100 |
| 门数： | 2500 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 132-BCQFP，带拉杆 |
| 供应商设备封装： | 132-CQFP（63.5x63.5） |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页
Detailed Specifications
2- 8
R e v ision 3
Module Output Connections
Module outputs have dedicated output segments. Output segments extend vertically two channels above
and two channels below, except at the top or bottom of the array. Output segments twist, as shown in
Figure 10, so that only four vertical tracks are required.
LVT Connections
Outputs may also connect to nondedicated segments called Long Vertical Tracks (LVTs). Each module
pair in the array shares four LVTs that span the length of the column. Any module in the column pair can
connect to one of the LVTs in the column using an FF connection. The FF connection uses antifuses
connected directly to the driver stage of the module output, bypassing the isolation transistor. FF
antifuses are programmed at a higher current level than HF, VF, or XF antifuses to produce a lower
resistance value.
Antifuse Connections
In general every intersection of a vertical segment and a horizontal segment contains an unprogrammed
antifuse (XF-type). One exception is in the case of the clock networks.
Clock Connections
To minimize loading on the clock networks, a subset of inputs has antifuses on the clock tracks. Only a
few of the C-module and S-module inputs can be connected to the clock networks. To further reduce
loading on the clock network, only a subset of the horizontal routing tracks can connect to the clock
inputs of the S-module.
Programming and Test Circuits
The array of logic and I/O modules is surrounded by test and programming circuits controlled by the
temporary special I/O pins MODE, SDI, and DCLK. The function of these pins is similar to all ACT family
devices. The ACT 3 family also includes support for two Actionprobe circuits, allowing complete
observability of any logic or I/O module in the array using the temporary special I/O pins, PRA and PRB.
相关PDF资料 |
PDF描述 |
|---|---|
| ASC49DRYH-S734 | CONN EDGECARD 98POS DIP .100 SLD |
| ACC65DRES-S734 | CONN EDGECARD 130PS .100 EYELET |
| ABB106DHNT-S621 | CONN EDGECARD 212PS .050 DIP SLD |
| ACB106DHHT-S621 | CONN EDGECARD 212PS .050 DIP SLD |
| ABB106DHHT-S621 | CONN EDGECARD 212PS .050 DIP SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A1425A-1CQ132M | 制造商:Microsemi Corporation 功能描述:IC FPGA 100 I/O 132CQFP |
| A1425A-1CQ256B | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:HiRel FPGAs |
| A1425A-1CQ256C | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:HiRel FPGAs |
| A1425A-1CQ256E | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:HiRel FPGAs |
| A1425A-1CQ256M | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:HiRel FPGAs |
发布紧急采购，3分钟左右您将得到回复。