参数资料
型号: A1425A-VQG100C
厂商: Microsemi SoC
文件页数: 37/90页
文件大小: 0K
描述: IC FPGA 2500 GATES 100-VQFP
产品变化通告: A1425A Family Discontinuation 23/Jan/2012
标准包装: 90
系列: ACT™ 3
LAB/CLB数: 310
输入/输出数: 83
门数: 2500
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
工作温度: 0°C ~ 70°C
封装/外壳: 100-TQFP
供应商设备封装: 100-VQFP(14x14)
Detailed Specifications
2- 34
R e visio n 3
A1460A, A14V60A Timing Characteristics
Table 2-30 A1460A, A14V60A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
1
Logic Module Propagation Delays2
–3 Speed3
–2 Speed 3
–1 Speed
Std. Speed
3.3 V Speed1 Units
Parameter/Description
Min.
Max.
Min. Max. Min.
Max.
Min.
Max.
Min.
Max.
tPD
Internal Array Module
2.0
2.3
2.6
3.0
3.9
ns
tCO
Sequential Clock to Q
2.0
2.3
2.6
3.0
3.9
ns
tCLR
Asynchronous Clear to Q
2.0
2.3
2.6
3.0
3.9
ns
Predicted Routing Delays4
tRD1
FO = 1 Routing Delay
0.9
1.0
1.1
1.3
1.7
ns
tRD2
FO = 2 Routing Delay
1.2
1.4
1.6
1.8
2.4
ns
tRD3
FO = 3 Routing Delay
1.4
1.6
1.8
2.1
2.8
ns
tRD4
FO = 4 Routing Delay
1.7
1.9
2.2
2.5
3.3
ns
tRD8
FO = 8 Routing Delay
2.8
3.2
3.6
4.2
5.5
ns
Logic Module Sequential Timing
tSUD
Flip-Flop Data Input Setup
0.5
0.6
0.7
0.8
ns
tHD
Flip-Flop Data Input Hold
0.0
ns
tSUD
Latch Data Input Setup
0.5
0.6
0.7
0.8
ns
tHD
Latch Data Input Hold
0.0
ns
tWASYN Asynchronous Pulse Width
2.4
3.2
3.8
4.8
6.5
ns
tWCLKA Flip-Flop Clock Pulse Width
2.4
3.2
3.8
4.8
6.5
ns
tA
Flip-Flop Clock Input Period
5.0
6.8
8.0
10.0
13.4
ns
fMAX
Flip-Flop Clock Frequency
200
150
125
100
75
MHz
Notes:
1. VCC = 3.0 V for 3.3 V specifications.
2. For dual-module macros, use tPD + tRD1 + tPDn + tCO + tRD1 + tPDn or tPD1 + tRD1 + tSUD, whichever is appropriate.
3. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at
4. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
shipment.
相关PDF资料
PDF描述
HSC65DRYS CONN EDGECARD 130PS DIP .100 SLD
A1440A-VQG100I IC FPGA 4K GATES 100-VQFP
A1440A-1VQG100C IC FPGA 4K GATES 100-VQFP
ASC65DRTS CONN EDGECARD 130PS .100 DIP SLD
ASC65DRES CONN EDGECARD 130POS .100 EYELET
相关代理商/技术参数
参数描述
A1425A-VQG100I 功能描述:IC FPGA 2500 GATES 100-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 3 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
A1425LK 功能描述:IC SENSOR HALL EFFECT AC 4-SIP RoHS:否 类别:传感器,转换器 >> 磁性 - 霍尔效应,数字式开关,线性,罗盘 (IC) 系列:- 标准包装:1 系列:- 传感范围:20mT ~ 80mT 类型:旋转 电源电压:4.5 V ~ 5.5 V 电流 - 电源:15mA 电流 - 输出(最大):- 输出类型:数字式,PWM,8.5 位串行 特点:可编程 工作温度:-40°C ~ 150°C 封装/外壳:20-SSOP(0.209",5.30mm 宽) 供应商设备封装:20-SSOP 包装:Digi-Reel® 其它名称:AS5132-HSST-500DKR
A1425LK-T 功能描述:IC SENSOR HALL EFFECT AC 4-SIP RoHS:是 类别:传感器,转换器 >> 磁性 - 霍尔效应,数字式开关,线性,罗盘 (IC) 系列:- 标准包装:1 系列:- 传感范围:20mT ~ 80mT 类型:旋转 电源电压:4.5 V ~ 5.5 V 电流 - 电源:15mA 电流 - 输出(最大):- 输出类型:数字式,PWM,8.5 位串行 特点:可编程 工作温度:-40°C ~ 150°C 封装/外壳:20-SSOP(0.209",5.30mm 宽) 供应商设备封装:20-SSOP 包装:Digi-Reel® 其它名称:AS5132-HSST-500DKR
A1425-PQ160C 制造商:Microsemi SOC Products Group 功能描述:
A1428AG1 制造商:DBLECTRO 制造商全称:DB Lectro Inc 功能描述:DIP PLUG PITCH:2.54mm