参数资料
| 型号： | A1460A-1PG207C |
| 厂商： | Microsemi SoC |
| 文件页数： | 3/90页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 6K GATES 207-CPGA |
| 标准包装： | 10 |
| 系列： | ACT™ 3 |
| LAB/CLB数： | 848 |
| 输入/输出数： | 168 |
| 门数： | 6000 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 通孔 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 207-BCPGA |
| 供应商设备封装： | 207-CPGA（44.96x44.96） |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页
Accelerator Series FPGAs – ACT 3 Family
R e visio n 3
2 -3
The S-module contains a full implementation of the C-module plus a clearable sequential element that
can either implement a latch or flip-flop function. The S-module can therefore implement any function
implemented by the C-module. This allows complex combinatorial-sequential functions to be
implemented with no delay penalty. The Designer Series Development System will automatically
combine any C-module macro driving an S-module macro into the S-module, thereby freeing up a logic
module and eliminating a module delay.
The clear input CLR is accessible from the routing channel. In addition, the clock input may be connected
to one of three clock networks: CLKA, CLKB, or HCLK. The C-module and S-module functional
descriptions are shown in Figure 2-2 and Figure 2-3 on page 2-2. The clock selection is determined by a
multiplexer select at the clock input to the S-module.
I/Os
I/O Modules
I/O modules provide an interface between the array and the I/O Pad Drivers. I/O modules are located in
the array and access the routing channels in a similar fashion to logic modules. The I/O module
schematic is shown in Figure 4. The signals DataIn and DataOut connect to the I/O pad driver.
Each I/O module contains two D-type flip-flops. Each flip-flop is connected to the dedicated I/O clock
(IOCLK). Each flip-flop can be bypassed by nonsequential I/Os. In addition, each flip-flop contains a data
enable input that can be accessed from the routing channels (ODE and IDE). The asynchronous
preset/clear input is driven by the dedicated preset/clear network (IOPCL). Either preset or clear can be
selected individually on an I/O module by I/O module basis.
Figure 2-4
Functional Diagram for I/O Module
D
DATAOUT
D
Q
CLR/PRE
DATAIN
IOCLK
IOPCL
Y
D
Q
CLR/PRE
ODE
MUX
1
0
MUX
1
0
MUX
0
1
MUX
3
0
1
2
S1
S0
相关PDF资料 |
PDF描述 |
|---|---|
| EP4SGX70DF29I4 | IC STRATIX IV FPGA 70K 780FBGA |
| EP4SGX70DF29C3 | IC STRATIX IV FPGA 70K 780FBGA |
| EP1S40F1020C7 | IC STRATIX FPGA 40K LE 1020-FBGA |
| ASC49DRES-S93 | CONN EDGECARD 98POS .100 EYELET |
| EP2S60F672C4 | IC STRATIX II FPGA 60K 672-FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A1460A-1PG207M | 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 Family 6K Gates 848 Cells 125MHz 0.8um Technology 5V 207-Pin CPGA 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 6K GATES 848 CELLS 125MHZ 0.8UM 5V 207CPGA - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 6K GATES 207-CPGA |
| A1460A-1PG256B | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:HiRel FPGAs |
| A1460A-1PG256C | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:HiRel FPGAs |
| A1460A-1PG256E | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:HiRel FPGAs |
| A1460A-1PG256M | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:HiRel FPGAs |
发布紧急采购，3分钟左右您将得到回复。