参数资料
型号: A1460A-PQG160C
元件分类: FPGA
英文描述: FPGA, 848 CLBS, 6000 GATES, 100 MHz, PQFP160
封装: PLASTIC, QFP-160
文件页数: 67/68页
文件大小: 489K
代理商: A1460A-PQG160C
1-182
The S-module contains a full implementation of the C-module
plus a clearable sequential element that can either
implement a latch or flip-flop function. The S-module can
therefore implement any function implemented by the
C-module. This allows complex combinatorial-sequential
functions to be implemented with no delay penalty. The
Designer Series Development System will automatically
combine any C-module macro driving an S-module macro into
the S-module, thereby freeing up a logic module and
eliminating a module delay.
The clear input CLR is accessible from the routing channel.
In addition, the clock input may be connected to one of three
clock networks: CLKA, CLKB, or HCLK. The C-module and
S-module functional descriptions are shown in Figures 2
and 3. The clock selection is determined by a multiplexor
select at the clock input to the S-module.
I/Os
I/O Modules
I/O modules provide an interface between the array and the
I/O Pad Drivers. I/O modules are located in the array and
access the routing channels in a similar fashion to logic
modules. The I/O module schematic is shown in Figure 4. The
signals DataIn and DataOut connect to the I/O pad driver.
Each I/O module contains two D-type flip-flops. Each flip-flop
is connected to the dedicated I/O clock (IOCLK). Each
flip-flop can be bypassed by nonsequential I/Os. In addition,
each flip-flop contains a data enable input that can be
accessed from the routing channels (ODE and IDE). The
asynchronous preset/clear input is driven by the dedicated
preset/clear network (IOPCL). Either preset or clear can be
selected individually on an I/O module by I/O module basis.
The I/O module output Y is used to bring Pad signals into the
array or to feed the output register back into the array. This
allows the output register to be used in high-speed state
machine applications. Side I/O modules have a dedicated
output segment for Y extending into the routing channels
above and below (similar to logic modules). Top/Bottom I/O
modules have no dedicated output segment. Signals coming
into the chip from the top or bottom are routed using F-fuses
and LVTs (F-fuses and LVTs are explained in detail in the
routing section).
Figure 2 C-Module Diagram
D11
D01
D00
D10
A1 B1
A0 B0
Y
OUT
S1
S0
Figure 3 S-Module Diagram
CLR
CLK
D11
D01
D00
D10
A1 B1
A0 B0
Y
Q
D
OUT
S0
S1
相关PDF资料
PDF描述
A1460A-PQG160I FPGA, 848 CLBS, 6000 GATES, PQFP160
A1460A-PQG208C FPGA, 848 CLBS, 6000 GATES, 100 MHz, PQFP208
A1460A-PQG208I FPGA, 848 CLBS, 6000 GATES, PQFP208
A1460A-TQG176C FPGA, 848 CLBS, 6000 GATES, 100 MHz, PQFP176
A1460A-TQG176I FPGA, 848 CLBS, 6000 GATES, PQFP176
相关代理商/技术参数
参数描述
A1460A-PQG160I 功能描述:IC FPGA 6K GATES 160-PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 3 标准包装:1 系列:ProASICPLUS LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:129024 输入/输出数:248 门数:600000 电源电压:2.3 V ~ 2.7 V 安装类型:表面贴装 工作温度:- 封装/外壳:352-BFCQFP,带拉杆 供应商设备封装:352-CQFP(75x75)
A1460A-PQG208C 功能描述:IC FPGA 6K GATES 208-PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 3 标准包装:1 系列:ProASICPLUS LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:129024 输入/输出数:248 门数:600000 电源电压:2.3 V ~ 2.7 V 安装类型:表面贴装 工作温度:- 封装/外壳:352-BFCQFP,带拉杆 供应商设备封装:352-CQFP(75x75)
A1460A-PQG208I 功能描述:IC FPGA 6K GATES 208-PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 3 标准包装:1 系列:ProASICPLUS LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:129024 输入/输出数:248 门数:600000 电源电压:2.3 V ~ 2.7 V 安装类型:表面贴装 工作温度:- 封装/外壳:352-BFCQFP,带拉杆 供应商设备封装:352-CQFP(75x75)
A1460A-STDCQ196B 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
A1460A-STDCQ196M 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC