参数资料
型号: A3PN125-1VQG100I
元件分类: FPGA
英文描述: FPGA, 3072 CLBS, 125000 GATES, PQFP100
封装: 14 X 14 MM, 1.20 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT, VQFP-100
文件页数: 90/106页
文件大小: 3324K
代理商: A3PN125-1VQG100I
ProASIC3 nano DC and Switching Characteristics
2- 70
R e visio n 8
JTAG 1532 Characteristics
JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to
the corresponding standard selected; refer to the I/O timing characteristics in the "User I/O
Timing Characteristics
Actel Safety Critical, Life Support, and High-Reliability
Applications Policy
The Actel products described in this advance status datasheet may not have completed Actel’s
qualification process. Actel may amend or enhance products during the product introduction and
qualification process, resulting in changes in device functionality or performance. It is the responsibility of
each customer to ensure the fitness of any Actel product (but especially a new product) for a particular
purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications.
Consult Actel’s Terms and Conditions for specific liability exclusions relating to life-support applications.
A reliability report covering
all
of
Actel’s products is available
on the Actel website at
http://www.actel.com/documents/ORT_Report.pdf. Actel also offers a variety of enhanced qualification
and lot acceptance screening procedures. Contact your local Actel sales office for additional reliability
information.
Table 2-78 JTAG 1532
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V
Parameter
Description
–2
–1
Std.
Units
tDISU
Test Data Input Setup Time
0.53
0.60
0.71
ns
tDIHD
Test Data Input Hold Time
1.07
1.21
1.42
ns
tTMSSU
Test Mode Select Setup Time
0.53
0.60
0.71
ns
tTMDHD
Test Mode Select Hold Time
1.07
1.21
1.42
ns
tTCK2Q
Clock to Q (data out)
6.39
7.24
8.52
ns
tRSTB2Q
Reset to Q (data out)
21.31
24.15
28.41
ns
FTCKMAX
TCK Maximum Frequency
23.00
20.00
17.00
MHz
tTRSTREM
ResetB Removal Time
0.00
ns
tTRSTREC
ResetB Recovery Time
0.21
0.24
0.28
ns
tTRSTMPW
ResetB Minimum Pulse
TBD
ns
Note:
For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for
derating values.
相关PDF资料
PDF描述
A3PN125-1VQG100 FPGA, 3072 CLBS, 125000 GATES, PQFP100
A3PN125-2VQ100I FPGA, 3072 CLBS, 125000 GATES, PQFP100
A3PN125-2VQ100 FPGA, 3072 CLBS, 125000 GATES, PQFP100
A3PN125-2VQG100I FPGA, 3072 CLBS, 125000 GATES, PQFP100
A3PN125-2VQG100 FPGA, 3072 CLBS, 125000 GATES, PQFP100
相关代理商/技术参数
参数描述
A3PN125-2VQ100 功能描述:IC FPGA NANO 125K GATES 100-VQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ProASIC3 nano 标准包装:152 系列:IGLOO PLUS LAB/CLB数:- 逻辑元件/单元数:792 RAM 位总计:- 输入/输出数:120 门数:30000 电源电压:1.14 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 85°C 封装/外壳:289-TFBGA,CSBGA 供应商设备封装:289-CSP(14x14)
A3PN125-2VQ100I 功能描述:IC FPGA NANO 125K GATES 100-VQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ProASIC3 nano 标准包装:152 系列:IGLOO PLUS LAB/CLB数:- 逻辑元件/单元数:792 RAM 位总计:- 输入/输出数:120 门数:30000 电源电压:1.14 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 85°C 封装/外壳:289-TFBGA,CSBGA 供应商设备封装:289-CSP(14x14)
A3PN125-2VQG100 功能描述:IC FPGA NANO 125K GATES 100-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ProASIC3 nano 标准包装:152 系列:IGLOO PLUS LAB/CLB数:- 逻辑元件/单元数:792 RAM 位总计:- 输入/输出数:120 门数:30000 电源电压:1.14 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 85°C 封装/外壳:289-TFBGA,CSBGA 供应商设备封装:289-CSP(14x14)
A3PN125-2VQG100I 功能描述:IC FPGA NANO 125K GATES 100-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ProASIC3 nano 标准包装:152 系列:IGLOO PLUS LAB/CLB数:- 逻辑元件/单元数:792 RAM 位总计:- 输入/输出数:120 门数:30000 电源电压:1.14 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 85°C 封装/外壳:289-TFBGA,CSBGA 供应商设备封装:289-CSP(14x14)
A3PN125-DIELOT 制造商:Microsemi Corporation 功能描述:A3PN125-DIELOT - Gel-pak, waffle pack, wafer, diced wafer on film