参数资料
型号: A42MX09-1PQG100I
厂商: Microsemi SoC
文件页数: 82/142页
文件大小: 0K
描述: IC FPGA MX SGL CHIP 14K 100-PQFP
标准包装: 66
系列: MX
输入/输出数: 83
门数: 14000
电源电压: 3 V ~ 3.6 V,4.5 V ~ 5.5 V
安装类型: 表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 100-BQFP
供应商设备封装: 100-PQFP(14x20)
40MX and 42MX FPGA Families
1- 40
R e v i sio n 1 1
Timing Characteristics
Table 1-28 A40MX02 Timing Characteristics (Nominal 5.0 V Operation)
(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)
–3 Speed
–2 Speed
–1 Speed
Std Speed
–F Speed
Units
Parameter / Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Logic Module Propagation Delays
tPD1
Single Module
1.2
1.4
1.6
1.9
2.7
ns
tPD2
Dual-Module Macros
2.7
3.1
3.5
4.1
5.7
ns
tCO
Sequential Clock-to-Q
1.2
1.4
1.6
1.9
2.7
ns
tGO
Latch G-to-Q
1.2
1.4
1.6
1.9
2.7
ns
tRS
Flip-Flop (Latch) Reset-to-Q
1.2
1.4
1.6
1.9
2.7
ns
Logic Module Predicted Routing Delays1
tRD1
FO = 1 Routing Delay
1.3
1.5
1.7
2.0
2.8
ns
tRD2
FO = 2 Routing Delay
1.8
2.1
2.4
2.8
3.9
ns
tRD3
FO = 3 Routing Delay
2.3
2.7
3.0
3.6
5.0
ns
tRD4
FO = 4 Routing Delay
2.9
3.3
3.7
4.4
6.1
ns
tRD8
FO = 8 Routing Delay
4.9
5.7
6.5
7.6
10.6
ns
Logic Module Sequential Timing2
tSUD
Flip-Flop (Latch)
Data Input Set-Up
3.1
3.5
4.0
4.7
6.6
ns
tHD
3
Flip-Flop (Latch)
Data Input Hold
0.0
ns
tSUENA Flip-Flop (Latch)
Enable Set-Up
3.1
3.5
4.0
4.7
6.6
ns
tHENA
Flip-Flop (Latch) Enable Hold
0.0
ns
tWCLKA Flip-Flop (Latch)
Clock Active Pulse Width
3.3
3.8
4.3
5.0
7.0
ns
tWASYN Flip-Flop (Latch)
Asynchronous Pulse Width
3.3
3.8
4.3
5.0
7.0
ns
tA
Flip-Flop Clock Input Period
4.8
5.6
6.3
7.5
10.4
ns
fMAX
Flip-Flop (Latch) Clock
Frequency (FO = 128)
181
168
154
134
80
MHz
Input Module Propagation Delays
tINYH
Pad-to-Y HIGH
0.7
0.8
0.9
1.1
1.5
ns
tINYL
Pad-to-Y LOW
0.6
0.7
0.8
1.0
1.3
ns
Notes:
1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check
the hold time for this macro.
4. Delays based on 35pF loading.
相关PDF资料
PDF描述
FMC17DRYH-S734 CONN EDGECARD 34POS DIP .100 SLD
A42MX09-1PQ100I IC FPGA MX SGL CHIP 14K 100-PQFP
A54SX16A-2PQG208I IC FPGA SX 24K GATES 208-PQFP
A54SX16A-2PQ208I IC FPGA SX 24K GATES 208-PQFP
RCB80DHAT CONN EDGECARD 160PS R/A .050 DIP
相关代理商/技术参数
参数描述
A42MX09-1PQG100M 制造商:Microsemi Corporation 功能描述:FPGA 42MX Family 14K Gates 336 Cells 148MHz/247MHz 0.45um Technology 3.3V/5V 100-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA 14K GATES 336 CELLS 148MHZ/247MHZ 0.45UM 3.3V/5V 100PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 83 I/O 100PQFP
A42MX09-1PQG160 功能描述:IC FPGA MX SGL CHIP 14K 160-PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:MX 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA(27X27)
A42MX09-1PQG160I 功能描述:IC FPGA MX SGL CHIP 14K 160-PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:MX 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA(27X27)
A42MX09-1PQG160M 制造商:Microsemi Corporation 功能描述:FPGA 42MX Family 14K Gates 336 Cells 148MHz/247MHz 0.45um Technology 3.3V/5V 160-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA 14K GATES 336 CELLS 148MHZ/247MHZ 0.45UM 3.3V/5V 160PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 101 I/O 160PQFP
A42MX09-1TQ100 制造商:未知厂家 制造商全称:未知厂家 功能描述:40MX and 42MX FPGA Families