参数资料
型号: A54SX16A-FG256I
厂商: Microsemi SoC
文件页数: 41/108页
文件大小: 0K
描述: IC FPGA SX 24K GATES 256-FBGA
标准包装: 90
系列: SX-A
LAB/CLB数: 1452
输入/输出数: 180
门数: 24000
电源电压: 2.25 V ~ 5.25 V
安装类型: 表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 256-LBGA
供应商设备封装: 256-FPBGA(17x17)
SX-A Family FPGAs
2- 18
v5.3
Timing Characteristics
Table 2-14 A54SX08A Timing Characteristics
(Worst-Case Commercial Conditions, VCCA = 2.25 V, VCCI = 3.0 V, TJ = 70°C)
Parameter
Description
–2 Speed
–1 Speed
Std. Speed
–F Speed
Units
Min. Max. Min. Max.
Min.
Max.
Min. Max.
C-Cell Propagation Delays1
tPD
Internal Array Module
0.9
1.1
1.2
1.7
ns
Predicted Routing Delays2
tDC
FO = 1 Routing Delay, Direct Connect
0.1
ns
tFC
FO = 1 Routing Delay, Fast Connect
0.3
0.4
0.6
ns
tRD1
FO = 1 Routing Delay
0.3
0.4
0.5
0.6
ns
tRD2
FO = 2 Routing Delay
0.5
0.6
0.8
ns
tRD3
FO = 3 Routing Delay
0.6
0.7
0.8
1.1
ns
tRD4
FO = 4 Routing Delay
0.8
0.9
1
1.4
ns
tRD8
FO = 8 Routing Delay
1.4
1.5
1.8
2.5
ns
tRD12
FO = 12 Routing Delay
2
2.2
2.6
3.6
ns
R-Cell Timing
tRCO
Sequential Clock-to-Q
0.7
0.8
0.9
1.3
ns
tCLR
Asynchronous Clear-to-Q
0.6
0.8
1.0
ns
tPRESET
Asynchronous Preset-to-Q
0.7
0.9
1.2
ns
tSUD
Flip-Flop Data Input Set-Up
0.7
0.8
0.9
1.2
ns
tHD
Flip-Flop Data Input Hold
0.0
ns
tWASYN
Asynchronous Pulse Width
1.4
1.5
1.8
2.5
ns
tRECASYN
Asynchronous Recovery Time
0.4
0.5
0.7
ns
tHASYN
Asynchronous Hold Time
0.3
0.4
0.6
ns
tMPW
Clock Pulse Width
1.6
1.8
2.1
2.9
ns
Input Module Propagation Delays
tINYH
Input Data Pad to Y High 2.5 V LVCMOS
0.8
0.9
1.0
1.4
ns
tINYL
Input Data Pad to Y Low 2.5 V LVCMOS
1.0
1.2
1.4
1.9
ns
tINYH
Input Data Pad to Y High 3.3 V PCI
0.6
0.7
1.0
ns
tINYL
Input Data Pad to Y Low 3.3 V PCI
0.7
0.8
0.9
1.3
ns
tINYH
Input Data Pad to Y High 3.3 V LVTTL
0.7
0.9
1.2
ns
tINYL
Input Data Pad to Y Low 3.3 V LVTTL
1.0
1.1
1.3
1.8
ns
Notes:
1. For dual-module macros, use tPD + tRD1 + tPDn , tRCO + tRD1 + tPDn , or tPD1 + tRD1 + tSUD , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual performance.
相关PDF资料
PDF描述
A54SX16A-1FGG256 IC FPGA SX 24K GATES 256-FBGA
A54SX16A-FGG256I IC FPGA SX 24K GATES 256-FBGA
HBC60DRAN-S734 CONN EDGECARD 120PS .100 R/A PCB
A1010B-1PLG44C IC FPGA 1200 GATES 44-PLCC COM
HBC60DRAH-S734 CONN EDGECARD 120PS .100 R/A PCB
相关代理商/技术参数
参数描述
A54SX16A-FG256M 制造商:Microsemi Corporation 功能描述:FPGA SX-A Family 16K Gates 924 Cells 227MHz 0.25um/0.22um (CMOS) Technology 2.5V 256-Pin FBGA 制造商:Microsemi SOC Products Group 功能描述:FPGA SX-A 16K GATES 924 CELLS 227MHZ 0.25UM/0.22UM 2.5V 256F - Trays
A54SX16A-FGG144 功能描述:IC FPGA SX 24K GATES 144-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:SX-A 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA(17x17)
A54SX16A-FGG144A 功能描述:IC FPGA SX 24K GATES 144-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:SX-A 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA(17x17)
A54SX16A-FGG144I 功能描述:IC FPGA SX 24K GATES 144-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:SX-A 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA(17x17)
A54SX16A-FGG144M 制造商:Microsemi Corporation 功能描述:FPGA SX-A Family 16K Gates 924 Cells 227MHz 0.25um Technology 2.5V 144-Pin FBGA 制造商:Microsemi Corporation 功能描述:FPGA SX-A 16K GATES 924 CELLS 227MHZ 0.25UM/0.22UM 2.5V 144F - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 111 I/O 144FBGA 制造商:Microsemi Corporation 功能描述:IC FPGA 24K GATES 144FBGA