参数资料
型号: A54SX32A-BGG329
厂商: Microsemi SoC
文件页数: 58/108页
文件大小: 0K
描述: IC FPGA 249I/O 329PBGA
标准包装: 27
系列: SX-A
LAB/CLB数: 2880
输入/输出数: 249
门数: 48000
电源电压: 2.25 V ~ 5.25 V
安装类型: 表面贴装
工作温度: 0°C ~ 70°C
封装/外壳: 329-BBGA
供应商设备封装: 329-PBGA(31x31)
其它名称: 1100-1069
SX-A Family FPGAs
v5.3
2-33
Table 2-27 A54SX16A Timing Characteristics
(Worst-Case Commercial Conditions VCCA = 2.25 V, VCCI = 4.75 V, TJ = 70°C)
Parameter
Description
–3 Speed1
–2 Speed
–1 Speed
Std. Speed
–F Speed
Units
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
5 V PCI Output Module Timing2
tDLH
Data-to-Pad Low to High
2.2
2.5
2.8
3.3
4.6
ns
tDHL
Data-to-Pad High to Low
2.8
3.2
3.6
4.2
5.9
ns
tENZL
Enable-to-Pad, Z to L
1.3
1.5
1.7
2.0
2.8
ns
tENZH
Enable-to-Pad, Z to H
2.2
2.5
2.8
3.3
4.6
ns
tENLZ
Enable-to-Pad, L to Z
3.0
3.5
3.9
4.6
6.4
ns
tENHZ
Enable-to-Pad, H to Z
2.8
3.2
3.6
4.2
5.9
ns
dTLH
3
Delta Low to High
0.016
0.02
0.022
0.032
ns/pF
dTHL
3
Delta High to Low
0.026
0.03
0.032
0.04
0.052
ns/pF
5 V TTL Output Module Timing4
tDLH
Data-to-Pad Low to High
2.2
2.5
2.8
3.3
4.6
ns
tDHL
Data-to-Pad High to Low
2.8
3.2
3.6
4.2
5.9
ns
tDHLS
Data-to-Pad High to Low—low slew
6.7
7.7
8.7
10.2
14.3
ns
tENZL
Enable-to-Pad, Z to L
2.1
2.4
2.7
3.2
4.5
ns
tENZLS
Enable-to-Pad, Z to L—low slew
7.4
8.4
9.5
11.0
15.4
ns
tENZH
Enable-to-Pad, Z to H
1.9
2.2
2.5
2.9
4.1
ns
tENLZ
Enable-to-Pad, L to Z
3.6
4.2
4.7
5.6
7.8
ns
tENHZ
Enable-to-Pad, H to Z
2.5
2.9
3.3
3.9
5.4
ns
dTLH
3
Delta Low to High
0.014
0.017
0.023
0.031
ns/pF
dTHL
3
Delta High to Low
0.023
0.029
0.031
0.037
0.051
ns/pF
dTHLS
3
Delta High to Low—low slew
0.043
0.046
0.057
0.066
0.089
ns/pF
Notes:
1. All –3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the VCCI value into the following equation:
Slew Rate [V/ns] = (0.1*VCCI – 0.9*VCCI)/ (Cload * dT[LH|HL|HLS])
where Cload is the load capacitance driven by the I/O in pF
dT[LH|HL|HLS] is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.
相关PDF资料
PDF描述
HAZ221MBABLBKR CAP CER 220PF 1KV 20% RADIAL
TAJC476K020H CAP TANT 47UF 20V 10% 2312
NCP512SQ18T1G IC REG LDO 1.8V .2A SC70-5
HAZ221MBABLAKR CAP CER 220PF 1KV 20% RADIAL
NCP512SQ15T1G IC REG LDO 1.5V .2A SC70-5
相关代理商/技术参数
参数描述
A54SX32A-BGG329I 功能描述:IC FPGA SX 48K GATES 329-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:SX-A 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA(27X27)
A54SX32A-BGG329M 制造商:Microsemi Corporation 功能描述:FPGA SX-A Family 32K Gates 1800 Cells 238MHz 0.25um Technology 2.5V 329-Pin BGA 制造商:Microsemi Corporation 功能描述:FPGA SX-A 32K GATES 1800 CELLS 238MHZ 0.25UM/0.22UM 2.5V 329 - Trays
A54SX32A-CQ208 功能描述:IC FPGA SX 48K GATES 208-CQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:SX-A 标准包装:1 系列:ProASICPLUS LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:129024 输入/输出数:248 门数:600000 电源电压:2.3 V ~ 2.7 V 安装类型:表面贴装 工作温度:- 封装/外壳:352-BFCQFP,带拉杆 供应商设备封装:352-CQFP(75x75)
A54SX32A-CQ208B 功能描述:IC FPGA SX 48K GATES 208-CQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:SX-A 标准包装:1 系列:ProASICPLUS LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:129024 输入/输出数:248 门数:600000 电源电压:2.3 V ~ 2.7 V 安装类型:表面贴装 工作温度:- 封装/外壳:352-BFCQFP,带拉杆 供应商设备封装:352-CQFP(75x75)
A54SX32A-CQ208M 制造商:Microsemi Corporation 功能描述:FPGA SX-A Family 32K Gates 1800 Cells 238MHz 0.25um/0.22um (CMOS) Technology 2.5V 208-Pin CQFP 制造商:Microsemi Corporation 功能描述:FPGA SX-A 32K GATES 1800 CELLS 238MHZ 0.25UM/0.22UM 2.5V 208 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 48K GATES 208CQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 174 I/O 208CQFP