- 您现在的位置：买卖IC网 > PDF目录164977 > A6810KLWTR VACUUM FLUOR DISPLAY DRIVER, PDSO20 PDF资料下载
参数资料
| 型号： | A6810KLWTR |
| 元件分类： | 显示驱动器 |
| 英文描述： | VACUUM FLUOR DISPLAY DRIVER, PDSO20 |
| 封装： | MS-013AC, SOIC-20 |
| 文件页数： | 5/8页 |
| 文件大小： | 322K |
| 代理商： | A6810KLWTR |
10-Bit Serial Input Latched Source Driver
A6810
5
Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
TIMING REQUIREMENTS and SPECIFICATIONS
(Logic Levels are VDD and Ground)
Serial Data present at the input is transferred to the shift
register on the logic “0” to logic “1” transition of the CLOCK
input pulse. On succeeding CLOCK pulses, the registers shift
data information towards the SERIAL DATA OUTPUT. The
SERIAL DATA must appear at the input prior to the rising edge
of the CLOCK input waveform.
Information present at any register is transferred to the
respective latch when the STROBE is high (serial-to-parallel
conversion). The latches will continue to accept new data as
long as the STROBE is held high. Applications where the
latches are bypassed (STROBE tied high) will require that the
BLANKING input be high during serial data entry.
When the BLANKING input is high, the output source
drivers are disabled (OFF); the PNP active pull-down sink
drivers are ON. The information stored in the latches is not
affected by the BLANKING input. With the BLANKING input
low, the outputs are controlled by the state of their respective
latches.
BLANKING
OUT
N
Dwg. WP-030A
DATA
10%
50%
en(BQ)
t
dis(BQ)
t
HIGH = ALL OUTPUTS BLANKED (DISABLED)
r
t
f
t
50%
90%
A.
Data Active Time Before Clock Pulse
(Data Set-Up Time), tsu(D) ........................................... 25 ns
B.
Data Active Time After Clock Pulse
(Data Hold Time), th(D) ................................................ 25 ns
C.
Clock Pulse Width, tw(CH) ................................................. 50 ns
D.
Time Between Clock Activation and Strobe, tsu(C) ......... 100 ns
E.
Strobe Pulse Width, tw(STH) .............................................. 50 ns
NOTE – Timing is representative of a 10 MHz clock. Higher
speeds may be attainable; operation at high temperatures will
reduce the specied maximum clock frequency.
CLOCK
SERIAL
DATA IN
STROBE
BLANKING
OUT
N
Dwg. WP-029
50%
SERIAL
DATA OUT
DATA
10%
90%
50%
C
A
B
D
E
LOW = ALL OUTPUTS ENABLED
p(STH-QL)
t
p(CH-SQX)
t
DATA
p(STH-QH)
t
相关PDF资料 |
PDF描述 |
|---|---|
| A6B595KA-T | 0.5 A LATCH BASED PRPHL DRVR, PDIP18 |
| A6B595KLWTR-T | 0.5 A LATCH BASED PRPHL DRVR, PDSO20 |
| A6FR120M | 6 A, 1200 V, SILICON, RECTIFIER DIODE |
| A6S-0102-PMH | SLIDE DIP SWITCH-10SWITCHES, 10PST, LATCHED,0.025A, 24VDC, SURFACE MOUNT-STRAIGHT |
| A6S-7104-H | SLIDE DIP SWITCH-7SWITCHES, 7PST, LATCHED,0.025A, 24VDC, SURFACE MOUNT-STRAIGHT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A6810KLWTR-T | 功能描述:IC SOURCE DRVR 10BIT SER 20SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 内部开关 系列:- 标准包装:1,000 系列:- 类型:高端/低端驱动器 输入类型:SPI 输出数:8 导通状态电阻:850 毫欧，1.6 欧姆 电流 - 输出 / 通道:205mA，410mA 电流 - 峰值输出:500mA，1A 电源电压:9 V ~ 16 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 供应商设备封装:PG-DSO-20-45 包装:带卷 (TR) |
| A6810SA | 功能描述:IC SOURCE DRVR 10BIT SER 18-DIP RoHS:否 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 内部开关 系列:- 标准包装:1,000 系列:- 类型:高端/低端驱动器 输入类型:SPI 输出数:8 导通状态电阻:850 毫欧，1.6 欧姆 电流 - 输出 / 通道:205mA，410mA 电流 - 峰值输出:500mA，1A 电源电压:9 V ~ 16 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 供应商设备封装:PG-DSO-20-45 包装:带卷 (TR) |
| A6810SA-T | 功能描述:IC SOURCE DRVR 10BIT SER 18-DIP RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 内部开关 系列:- 标准包装:1,000 系列:- 类型:高端/低端驱动器 输入类型:SPI 输出数:8 导通状态电阻:850 毫欧，1.6 欧姆 电流 - 输出 / 通道:205mA，410mA 电流 - 峰值输出:500mA，1A 电源电压:9 V ~ 16 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 供应商设备封装:PG-DSO-20-45 包装:带卷 (TR) |
| A6810SA-T | 制造商:Allegro MicroSystems 功能描述:Driver IC Output Current Max:15mA |
| A6810SEP | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:DABiC-IV, 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS |
发布紧急采购，3分钟左右您将得到回复。