- 您现在的位置：买卖IC网 > PDF目录378264 > A80960JA-16 (INTEL CORP) EMBEDDED 32-BIT MICROPROCESSOR PDF资料下载
参数资料
| 型号： | A80960JA-16 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | EMBEDDED 32-BIT MICROPROCESSOR |
| 中文描述： | 32-BIT, 16 MHz, RISC PROCESSOR, CPGA132 |
| 封装： | PGA-132 |
| 文件页数： | 47/78页 |
| 文件大小： | 835K |
| 代理商： | A80960JA-16 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页
Advance Information Datasheet
47
80960JA/JF/JD/JT 3.3 V Microprocessor
4.7.1
AC Test Conditions and Derating Curves
The AC Specifications in
Section 4.7, “AC Specifications” are tested with the 50 pF load indicated
in Figure 10. Figure 11 shows how timings and output rise and fall times vary with load
capacitance.
Table 24.
Note Definitions for Table 23, 80960Jx AC Characteristics (pg. 44)
NOTES:
1. Not tested.
2. To ensure a 1:1 relationship between the amplitude of the input jitter and the internal clock, the jitter
frequency spectrum should not have any power peaking between 500 KHz and 1/3 of the CLKIN
frequency.
3. Inactive ALE/ALE refers to the falling edge of ALE and the rising edge of ALE. For inactive ALE/ALE
timings, refer to Relative Output Timings in this table.
4. A float condition occurs when the output current becomes less than I
OL
. Float delay is not tested, but is
designed to be no longer than the valid delay.
5. AD31:0 are synchronous inputs. Setup and hold times must be met for proper processor operation. NMI
and XINT7:0 may be synchronous or asynchronous. Meeting setup and hold time guarantees recognition
at a particular clock edge. For asynchronous operation, NMI and XINT7:0 must be asserted for a
minimum of two CLKIN periods to guarantee recognition.
6. RDYRCV and HOLD are synchronous inputs. Setup and hold times must be met for proper processor
operation.
7. RESET may be synchronous or asynchronous. Meeting setup and hold time guarantees recognition at a
particular clock edge.
8. ONCE and STEST must be stable at the rising edge of RESET for proper operation.
9. Guaranteed by design. May not be 100% tested.
10.Relative to falling edge of TCK.
11.Worst-case T
condition occurs on I/O pins when pins transition from a floating high input to driving a
low output state. The Address/Data Bus pins encounter this condition between the last access of a read,
and the address cycle of a following write. 5 V signals take 3 ns longer to discharge than 3.3 V signals at
50 pF loads.
Figure 10.
AC Test Load
Output Pin
C
L
= 50 pF for all signals
C
L
相关PDF资料 |
PDF描述 |
|---|---|
| A80960JA-25 | EMBEDDED 32-BIT MICROPROCESSOR |
| A80960JA-33 | EMBEDDED 32-BIT MICROPROCESSOR |
| A80960JD-33 | EMBEDDED 32-BIT MICROPROCESSOR |
| A80960JD-40 | EMBEDDED 32-BIT MICROPROCESSOR |
| A80960JF-33 | EMBEDDED 32-BIT MICROPROCESSOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A80960JA-25 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR |
| A80960JA-33 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR |
| A80960JA3V25 | 功能描述:IC MPU I960JA 3V 25MHZ 132-PGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:60 系列:SCC 处理器类型:Z380 特点:全静电 Z380 CPU 速度:20MHz 电压:5V 安装类型:表面贴装 封装/外壳:144-LQFP 供应商设备封装:144-LQFP 包装:托盘 |
| A80960JA3V33 | 功能描述:IC MPU I960JA 3V 33MHZ 132-PGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE（27x27） 包装:托盘 |
| A80960JD | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:3.3 V EMBEDDED 32-BIT MICROPROCESSOR |
发布紧急采购，3分钟左右您将得到回复。