参数资料
型号: A80960JF-25
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: EMBEDDED 32-BIT MICROPROCESSOR
中文描述: 32-BIT, 25 MHz, RISC PROCESSOR, CPGA132
封装: PGA-132
文件页数: 68/78页
文件大小: 835K
代理商: A80960JF-25
80960JA/JF/JD/JT 3.3 V Microprocessor
68
Advance Information Datasheet
5.1
Basic Bus States
The bus has five basic bus states: idle (Ti), address (Ta), wait/data (Tw/Td), recovery (Tr), and hold
(Th). During system operation, the processor continuously enters and exits different bus states.
The bus occupies the idle (Ti) state when no address/data transactions are in progress and when RESET is
asserted. When the processor needs to initiate a bus access, it enters the Ta state to transmit the address.
Following a Ta state, the bus enters the Tw/Td state to transmit or receive data on the address/data
lines. Assertion of the RDYRCV input signal indicates completion of each transfer. When data is
not ready, the processor can wait as long as necessary for the memory or I/O device to respond.
After the data transfer, the bus exits the Tw/Td state and enters the recovery (Tr) state. In the case of a
burst transaction, the bus exits the Td state and re-enters the Td/Tw state to transfer the next data word.
The processor asserts the BLAST signal during the last Tw/Td states of an access. Once all data words
transfer in a burst access (up to four), the bus enters the Tr state to allow devices on the bus to recover.
The processor remains in the Tr state until RDYRCV is deasserted. When the recovery state
completes, the bus enters the Ti state if no new accesses are required. If an access is pending, the
bus enters the Ta state to transmit the new address.
Figure 43.
Bus States with Arbitration
Ti — IDLE STATE
Ta — ADDRESS STATE
Tw / Td — WAIT/DATA STATE
Tr — RECOVERY STATE
Th — HOLD STATE
To — ONCE STATE
READY — RDYRCV ASSERTED
NOT READY — RDYRCV NOT ASSERTED
BURST — BLAST NOT ASSERTED
NO BURST — BLAST ASSERTED
RECOVERED — RDYRCV NOT ASSERTED
NOT RECOVERED — RDYRCV ASSERTED
REQUEST PENDING — NEW TRANSACTION
NO REQUEST — NO NEW TRANSACTION
HOLD — HOLD REQUEST ASSERTED
NO HOLD — HOLD REQUEST NOT ASSERTED
LOCKED — ATOMIC EXECUTION (ATADD, ATMOD) IN PROGRESS
NOT LOCKED — NO ATOMIC EXECUTION IN PROGRESS
RESET — RESET ASSERTED
ONCE — ONCE ASSERTED
Tw/Td
Tr
Th
Ti
Ta
HOLD AND
NOT LOCKED
HOLD
RECOVERED AND
NO REQUEST AND
(NO HOLD OR
LOCKED)
RECOVERED AND
REQUEST
PENDING AND (NO
HOLD OR LOCKED)
NO REQUEST
AND NO HOLD
To
RESET
NOT
RECOVERED
RECOVERED AND
HOLD AND NOT
LOCKED
READY AND NO BURST
(READY AND BURST)
OR NOT READY
REQUEST PENDING
AND (NO HOLD OR
LOCKED)
NO REQUEST
AND (NO HOLD
OR LOCKED)
ONCE & RESET
DEASSERTION
REQUEST
PENDING AND
NO HOLD
相关PDF资料
PDF描述
A80960JT-75 EMBEDDED 32-BIT MICROPROCESSOR
A80960JT-100 EMBEDDED 32-BIT MICROPROCESSOR
A82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR
A8RLRP SENSITIVE GATE TRACS
A921CY-4R7M 1.2A, 24V, 1.4MHz Step-Down Converter in a TSOT23-6
相关代理商/技术参数
参数描述
A80960JF33 制造商:Rochester Electronics LLC 功能描述:- Bulk
A80960JF-33 制造商:INTEL 制造商全称:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR
A80960JF3V25 功能描述:IC MPU I960JF 3.3V 25MHZ 132-PGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE(27x27) 包装:托盘
A80960JF3V25819540 制造商:Intel 功能描述:MPU i960 RISC 32-Bit CMOS 25MHz 132-Pin CPGA
A80960JF3V33 功能描述:IC MPU I960JF 3V 33MHZ 132-PGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘