- 您现在的位置：买卖IC网 > PDF目录375159 > A82DL3224TG-70IF (AMIC Technology Corporation) Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash PDF资料下载
参数资料
| 型号： | A82DL3224TG-70IF |
| 厂商： | AMIC Technology Corporation |
| 英文描述： | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
| 中文描述： | 堆叠式多芯片封装（MCP）闪存和SRAM，A82DL32x4T（ü）32兆位（4Mx8 Bit/2Mx16位）的CMOS 3.3伏只，同时闪电行动 |
| 文件页数： | 9/60页 |
| 文件大小： | 931K |
| 代理商： | A82DL3224TG-70IF |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
A82DL32x4T(U) Series
PRELIMINARY
(August, 2005, Version 0.0)
8
AMIC Technology, Corp.
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register itself does
not occupy any addressable memory location. The register is
composed of latches that store the commands, along with
the address and data information needed to execute the
command. The contents of the register serve as inputs to the
internal state machine. The state machine outputs dictate the
function of the device. The appropriate device bus operations
table lists the inputs and control levels required, and the
resulting output. The following subsections describe each of
these operations in further detail.
Table 1-1. Device Bus Operations – Flash Byte Mode (
BYTE_F
= V
IH
)
Operation
(Notes 1, 2)
CE_F
E1_S
C
CE2_S
OE
WE
A0-
A20
LB_S
(Note3)
UB_S
(Note3)
RESET
WP
/ACC
(Note 4)
I/O
7
–
I/O
0
I/O
15
–
I/O
0
H
X
Read from Flash
L
X
L
L
H
A
IN
X
X
H
L/H
I
OUT
I
OUT
H
X
Write to Flash
L
X
L
H
L
A
IN
X
X
H
(Note 4)
I
IN
I
IN
H
X
Standby
VCC ±
0.3 V
X
L
X
X
X
X
X
VCC ±
0.3 V
H
High-Z
High-Z
L
X
Output Disable
L
L
H
H
H
X
X
L
H
L/H
High-Z
High-Z
H
X
X
L
Flash Hardware
Reset
X
H
X
X
X
X
X
X
L
L/H
High-Z
High-Z
X
L
Sector Protect
(Notes)
L
H
X
H
L
SA,
A6 = L,
A1 = H,
A0 = L
X
X
V
ID
L/H
I
IN
X
Sector Unprotect
(Note 5)
L
X
L
H
L
SA,
A6 = H,
A1 = H,
A0 = L
X
X
V
ID
(Note 6)
I
IN
X
H
X
I
IN
High-Z
Temporary
Sector Unprotect
X
X
L
X
X
A
IN
X
X
V
ID
(Note 6)
I
OUT
I
OUT
H
L
High-Z
I
OUT
L
H
I
OUT
High-Z
Read from
SRAM
H
L
H
L
H
A
IN
L
L
H
X
I
IN
I
IN
H
L
High-Z
I
IN
Write to SRAM
H
L
H
X
L
A
IN
L
H
H
X
I
IN
High-Z
Legend: L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 8.5–12.5 V, V
HH
= 9.0 ± 0.5 V, X = Don’t Care, SA = Sector Address,
A
IN
= Address In, I
IN
= Data In, I
OUT
= Data Out
Notes:
1.Other operations except for those indicated in this column are inhibited.
2.Do not apply
CE_F
= V
IL
,
CE1_S
= V
IL
and CE2_S = V
IH
at the same time.
3.Don’t care or open
LB_S
or
UB_S
.
4.The sector protect and sector unprotect functions may also be implemented via programming equipment. See the
“Sector/Sector Block Protection and Unprotection” section.
5. If
WP
/ACC = V
IL
, the two outermost boot sectors remain protected. If
WP
/ACC = V
IH
, the two outermost boot sector
protection depends on whether they were last protected or unprotected using the method described in “Sector/Sector Block
Protection and Unprotection”. If
WP
/ACC = V
HH
, all sectors will be unprotected.
相关PDF资料 |
PDF描述 |
|---|---|
| A82DL3234TG-70IF | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
| A82DL3244TG-70IF | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
| A82DL3224 | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
| A82DL3224TG-70U | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
| A82DL3224TG-70UF | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A82DL3224TG-70U | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
| A82DL3224TG-70UF | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
| A82DL3224UG-70 | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
| A82DL3224UG-70F | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
| A82DL3224UG-70I | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
发布紧急采购，3分钟左右您将得到回复。