- 您现在的位置：买卖IC网 > PDF目录378266 > ACE1202E (Fairchild Semiconductor Corporation) Arithmetic Controller Engine (ACEx⑩) for Low Power Applications PDF资料下载
参数资料
| 型号： | ACE1202E |
| 厂商： | Fairchild Semiconductor Corporation |
| 英文描述： | Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
| 中文描述： | 算术控制器引擎（ACEx⑩）的低功耗应用 |
| 文件页数： | 20/39页 |
| 文件大小： | 2121K |
| 代理商： | ACE1202E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
20
www.fairchildsemi.com
ACE1202 Product Family Rev. B.1
A
5.2 Mode 1: Pulse Width Modulation (PWM) Mode
In the PWM mode, the timer counts down at the instruction clock
rate. When an underflow occurs, the timer register is reloaded from
T1RA and the count down proceeds from the loaded value. At every
underflow, a pending flag (T1PND) located in the T1CNTRL regis-
ter is set. Software must then clear the T1PND flag and load the
T1RA register with an alternate PWM value. In addition, the timer
can be configured to toggle the T1 output bit upon underflow.
Configuring the timer to toggle T1 results in the generation of a
signal outputted from port G2 with the width and duty cycle
controlled by the values stored in the T1RA. A block diagram of the
timer
’
s PWM mode of operation is shown in Figure 15.
The timer has one interrupt (TMRI1) that is maskable through the
T1EN bit of the T1CNTRL register. However, the core is only
interrupted if the T1EN bit and the G (Global Interrupt enable) bit of
the SR is set. If interrupts are enabled, the timer will generate an
interrupt each time T1PND flags is set (whenever the timer
underflows provided that the pending flag was cleared.) The
interrupt service routine is responsible for proper handling of the
T1PND flag and the T1EN bit.
The interrupt will be synchronous with every rising and falling edge
of the T1 output signal. Generating interrupts only on rising or falling
edges of T1 is achievable through appropriate handling of the T1EN
bit or T1PND flag through software.
The following steps show how to properly configure Timer 1 to
operate in the PWM mode. For this example, the T1 output signal
is toggled with every timer underflow and the
“
high
”
and
“
low
”
times
for the T1 output can be set to different values. The T1 output signal
can start out either high or low depending on the configuration of
G2; the instructions below are for starting with the T1 output high.
Follow the instructions in parentheses to start the T1 output low.
Data
Bus
16-bit Auto-Reload
Register (T1RA)
16-bit Timer (TMR1)
Data
Latch
T1
Underflow
Interrupt
Instruction
Clock
Figure 15: Pulse Width Modulation Mode
1. Configure T1 as an output by setting bit 2 of PORTGC.
- SBIT 2, PORTGC
2. Initialize T1 to 1 (or 0) by setting (or clearing) bit 2 of
PORTGD.
- SBIT 2, PORTGD
3. Load the initial PWM high (low) time into the timer register.
- LD TMR1LO, #6FH
; Configure G2 as an output
; Set G2 high
; High (Low) for 1.391ms
(1MHz clock)
- LD TMR1HI, #05H
4. Load the PWM low (high) time into the T1RA register.
- LD T1RALO, #2FH
; Low (High) for .303ms
(1MHz clock)
- LD T1RAHI, #01H
5. Write the appropriate control value to the T1CNTRL
register to select PWM mode with T1 toggle, to clear the
enable bit and pending flag, and to start the timer. (See
Table 12 and 13)
- LD T1CNTRL, #0B0H
; Setting the T1C0 bit starts
the timer
6. After every underflow, load T1RA with alternate values. If
the user wishes to generate an interrupt on a T1 output
transition, reset the pending flags and then enable the
interrupt using T1EN. The G bit must also be set. The
interrupt service routine must reset the pending flag and
perform whatever processing is desired.
- RBIT T1PND, T1CNTRL
- LD T1RALO, #6FH
; T1PND equals 3
; High (Low) for 1.391ms
(1MHz clock)
- LD T1RAHI, #05H
相关PDF资料 |
PDF描述 |
|---|---|
| ACE12022EM8X | Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
| ACE12022BEM8X | Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
| ACE1202EM8X | Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
| ACE12022BN14 | Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
| ACE1202BN14 | Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ACE1202EM | 功能描述:8位微控制器 -MCU arithmetic Controllr Engine RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ACE1202EM8 | 功能描述:8位微控制器 -MCU arithmetic Controllr Engine RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ACE1202EM8X | 功能描述:8位微控制器 -MCU arithmetic Controllr Engine RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ACE1202EM8X WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| ACE1202EM8X-EM2C171 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。