- 您现在的位置：买卖IC网 > PDF目录364596 > ACT-5270PC-150P10I (Aeroflex Inc.) ACT5270 64-Bit Superscaler Microprocessor PDF资料下载
参数资料
| 型号： | ACT-5270PC-150P10I |
| 厂商： | Aeroflex Inc. |
| 元件分类： | 64位微处理器 |
| 英文描述： | ACT5270 64-Bit Superscaler Microprocessor |
| 中文描述： | ACT5270 64位微处理器Superscaler |
| 文件页数： | 2/5页 |
| 文件大小： | 160K |
| 代理商： | ACT-5270PC-150P10I |
Aeroflex Circuit Technology
SCD5270 REV 1 12/22/98 Plainview NY (516) 694-6700
2
DESCRIPTION
The ACT5270 is a highly integrated superscalar
microprocessor that implements a superset of the
MIPS IV Instruction Set Architecture(ISA). It has a
high performance 64-bit integer unit, a high
throughput, fully pipelined 64-bit floating point unit,
an operating system friendly memory management
unit with a 48-entry fully associative TLB, a 16
KByte 2-way set associative instruction cache, a 16
KByte 2-way set associative data cache, and a
high-performance 64-bit system interface with
support for an optional external secondary cache.
The ACT5270 can issue both an integer and a
floating point instruction in the same cycle.
The ACT5270 is ideally suited for high-end
emb edded
control
internetworking,
high
manipulation, high speed printing, and 3-D
visualization.The ACT5270 is also applicable to the
low end workstation market where its balanced
integer and floating-point performance and direct
support for a large secondary cache (up to 2MB)
provide outstanding price/performance
HARDWARE OVERVIEW
The ACT5270 offers a high-level of integration
targeted
at
high-performance
applications. The key elements of the ACT5270 are
briefly described below.
Superscalar Dispatch
The ACT5270 has an efficient asymmetric
superscalar dispatch unit which allows it to issue an
integer instruction and a floating-point computation
instruction
simultaneously.
superscalar issue, integer instructions include alu,
branch, load/store, and floating-point load/ store,
while
floating-point
computation
include floating-point add, subtract, combined
multiply-add, converts, etc. In combination with its
high throughput fully pipelined floating-point
execution unit, the superscalar capability of the
ACT5270 provides unparalleled price/performance
in
computationally
applications.
CPU Registers
Like all MIPS ISA processors, the ACT5270 CPU
has a simple, clean user visible state consisting of
32 general purpose registers, two special purpose
registers for integer multiplication and division, a
program counter, and no condition code bits.
Pipeline
For integer operations, loads, stores, and other
non-floating-point operations, the ACT5270 uses
the simple 5-stage pipeline also found in the
ACT52xx family, R4600, R4700, and R5000. In
addition to this standard pipeline, the ACT5270
uses an extended seven stage pipeline for
applications
performance
such
as
image
embedded
With
respect
to
instructions
intensive
embedded
floating-point operations. Like the R5000, the
ACT5270 does virtual to physical translation in
parallel with cache access.
Integer Unit
As part of the ACT52xx family, the ACT5270
implements
the
MIPS
Architecture, and is therefore fully upward
compatible with applications that run on processors
implementing the earlier generation MIPS I-III
instruction sets. Additionally, the ACT5270 includes
two implementation specific instructions not found
in the baseline MIPS IV ISA but that are useful in
the embedded market place. Described in detail in
the QED RM5270 datasheet, these instructions are
integer multiply-accumulate and 3-operand integer
multiply.
The ACT5270 integer unit includes thirty-two
general purpose 64-bit registers, a load/store
architecture with single cycle ALU operations (add,
sub, logical, shift) and an autonomous multiply/
divide unit. Additional register resources include:
the HI/LO result registers for the two-operand
integer multiply/divide operations, and the program
counter(PC).
Register File
The ACT5270 has thirty-two general purpose
registers with register location 0 hard wired to zero.
These registers are used for scalar integer
operations and address calculation. The register
file has two read ports and one write port and is fully
bypassed to minimize operation latency in the
pipeline.
ALU
The ACT5270 ALU consists of the integer adder/
subtractor, the logic unit, and the shifter. The adder
performs address calculations in addition to
arithmetic operations, the logic unit performs all
logical and zero shift data moves, and the shifter
performs shifts and store alignment operations.
Each of these units is optimized to perform all
operations in a single processor cycle.
IV
Instruction
Set
For additional Detail Information regarding the
operation of the Quantum Effect Design (QED)
RISCMark
ACT5270
,
Microprocessor see the latest QED datasheet
(Revision 1.1 July 1998).
64-Bit
Superscalar
相关PDF资料 |
PDF描述 |
|---|---|
| ACT5270 | ACT5270 64-Bit Superscaler Microprocessor |
| ACT-5270PC-133F17M | ACT5270 64-Bit Superscaler Microprocessor |
| ACT-5270PC-200F17M | ACT5270 64-Bit Superscaler Microprocessor |
| ACT-5270PC-133F17Q | CONN,SMD, PLCC32 |
| ACT-5270PC-200F17Q | ACT5270 64-Bit Superscaler Microprocessor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ACT-5270PC-150P10M | 制造商:AEROFLEX 制造商全称:AEROFLEX 功能描述:ACT5270 64-Bit Superscaler Microprocessor |
| ACT-5270PC-150P10Q | 制造商:AEROFLEX 制造商全称:AEROFLEX 功能描述:ACT5270 64-Bit Superscaler Microprocessor |
| ACT-5270PC-150P10T | 制造商:AEROFLEX 制造商全称:AEROFLEX 功能描述:ACT5270 64-Bit Superscaler Microprocessor |
| ACT-5270PC-200F17C | 制造商:AEROFLEX 制造商全称:AEROFLEX 功能描述:ACT5270 64-Bit Superscaler Microprocessor |
| ACT-5270PC-200F17I | 制造商:AEROFLEX 制造商全称:AEROFLEX 功能描述:ACT5270 64-Bit Superscaler Microprocessor |
发布紧急采购，3分钟左右您将得到回复。