- 您现在的位置：买卖IC网 > PDF目录10661 > AD1674JRZ (Analog Devices Inc)IC ADC 12BIT 100KSPS 28-SOIC PDF资料下载
参数资料
| 型号： | AD1674JRZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 12/12页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 100KSPS 28-SOIC |
| 标准包装： | 27 |
| 位数： | 12 |
| 采样率（每秒）： | 100k |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 825mW |
| 电压电源： | 双 ± |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 28-SOIC W |
| 包装： | 管件 |
| 输入数目和类型： | 2 个单端，单极；2 个单端，双极 |
| 产品目录页面： | 777 (CN2011-ZH PDF) |
AMPLITUDE
–
dB
INPUT FREQUENCY – kHz
10000
–100
–120
10
1
–60
–80
–40
–20
0
1000
THD
2NDHARMONIC
3RD
HARMONIC
f
SAMPLE = 100kSPS
FULL-SCALE = +10V
100
Figure 5. Harmonic Distortion vs.
Input Frequency
Typical Dynamic Performance–AD1674
GENERAL CIRCUIT OPERATION
The AD1674 is a complete 12-bit, 10
s sampling analog-to-
digital converter. A block diagram of the AD1674 is shown on
page 7.
When the control section is commanded to initiate a conversion
(as described later), it places the sample-and-hold amplifier
(SHA) in the hold mode, enables the clock, and resets the suc-
cessive approximation register (SAR). Once a conversion cycle
has begun, it cannot be stopped or restarted and data is not
available from the output buffers. The SAR, timed by the inter-
nal clock, will sequence through the conversion cycle and return
an end-of-convert flag to the control section when the conver-
sion has been completed. The control section will then disable
the clock, switch the SHA to sample mode, and delay the STS
LOW going edge to allow for acquisition to 12-bit accuracy.
The control section will allow data read functions by external
command anytime during the SHA acquisition interval.
During the conversion cycle, the internal 12-bit, 1 mA full-scale
current output DAC is sequenced by the SAR from the most
significant bit (MSB) to the least significant bit (LSB) to pro-
vide an output that accurately balances the current through the
5 k
resistor from the input signal voltage held by the SHA.
The SHA’s input scaling resistors divide the input voltage by 2
for the 10 V input span and by 4 V for the 20 V input span,
maintaining a 1 mA full-scale output current through the 5 k
resistor for both ranges. The comparator determines whether
the addition of each successively weighted bit current causes the
DAC current sum to be greater than or less than the input cur-
rent. If the sum is less, the bit is left on; if more, the bit is
turned off. After testing all the bits, the SAR contains a 12-bit
binary code which accurately represents the input signal to
within
±1/2 LSB.
CONTROL LOGIC
The AD1674 may be operated in one of two modes, the full-
control mode and the stand-alone mode. The full-control mode
utilizes all the AD1674 control signals and is useful in systems
that address decode multiple devices on a single data bus. The
stand-alone mode is useful in systems with dedicated input ports
available and thus not requiring full bus interface capability.
Table I is a truth table for the AD1674, and Figure 10 illus-
trates the internal logic circuitry.
Table I. AD1674A Truth Table
CE CS
R/C
12/8 A0 Operation
0
X
None
X
1
X
None
1
0
X
0
Initiate 12-Bit Conversion
1
0
X
1
Initiate 8-Bit Conversion
1
0
1
X
Enable 12-Bit Parallel Output
1
0
1
0
Enable 8 Most Significant Bits
1
0
1
0
1
Enable 4 LSBs +4 Trailing Zeroes
REV. C
–9–
Figure 7. S/(N+D) vs. Input Amplitude
0
–130
50
–100
–120
5
–110
0
–70
–90
–80
–60
–40
–30
–10
–20
–50
45
35
30
15
10
FREQUENCY – kHz
AMPLITUDE
–
dB
20
25
40
Figure 9. IMD Plot for fIN = 9.08 kHz (fa), 9.58 kHz (fb)
0
–140
50
–80
–120
5
–100
0
–20
–60
–40
45
40
35
30
25
20
15
10
FREQUENCY – kHz
AMPLITUDE
–
dB
Figure 8. Nonaveraged 2048 Point FFT
at 100 kSPS, fIN = 25.049 kHz
INPUT FREQUENCY – kHz
S/(N+D)
–
dB
80
0
10000
20
10
1
40
30
50
60
70
1000
0dB INPUT
–20dB INPUT
–60dB INPUT
100
Figure 6. S/(N+D) vs. Input Frequency
and Amplitude
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J13-MW-F2 | CONVERTER MOD DC/DC 24V 100W |
| VI-J13-MW-F4 | CONVERTER MOD DC/DC 24V 100W |
| AD7865ASZ-1 | IC ADC 14BIT DUAL 4CH 44-MQFP |
| MAX972CPA+ | IC COMPARATOR OD 8-DIP |
| VI-J13-MW-F3 | CONVERTER MOD DC/DC 24V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD1674JRZ-REEL | 功能描述:IC ADC 12BIT 100KSPS 28-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD1674K | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit 100 kSPS A/D Converter |
| AD1674KN | 功能描述:IC ADC 12BIT 100KSPS 28-DIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD1674KNZ | 功能描述:IC ADC 12BIT 100KSPS 28-DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD1674KNZ | 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
发布紧急采购，3分钟左右您将得到回复。