参数资料
| 型号： | AD2S1210CSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/36页 |
| 文件大小： | 0K |
| 描述： | IC CONV R/D VAR RES OSC 48-LQFP |
| 标准包装： | 1 |
| 类型： | R/D 转换器 |
| 分辨率（位）： | 10，12，14，16 b |
| 数据接口： | 串行，并联 |
| 电压电源： | 模拟和数字 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 托盘 |
| 配用： | EVAL-AD2S1210EDZ-ND - BOARD EVAL AD2S1210 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD2S1210
Rev. A | Page 25 of 36
Clearing the Fault Register
The LOT pin and/or the DOS pin of the AD2S1210 are taken
low to indicate that a fault has been detected. The AD2S1210 is
capable of detecting eight separate fault conditions. To determine
which condition triggered the fault indication, the user is required
to enter configuration mode and read the fault register. To reset
the fault indicators, an additional SAMPLE pulse is required.
This ensures that any faults that may occur between the initial
sampling and subsequent reading of the fault register are captured.
Therefore, to read and clear the fault register, the following
sequence of events is required:
1.
A high-to-low transition of the SAMPLE input.
2.
The SAMPLE input should be held low for t16 ns and then
can be returned high.
3.
The AD2S1210 should be put into configuration mode,
that is, A0 and A1 are both set to logic high.
4.
The fault register should be read as described in the
section.
5.
A second high-to-low transition of the SAMPLE input
clears the fault indications on the DOS and/or LOT pins.
6.
Note that in the event of a persistent fault, the fault indica-
tors are reasserted within the specified fault time latency.
Figure 31 shows the timing specifications to follow when
clearing the fault register.
Note that the last valid register address written to the AD2S1210
prior to exiting configuration mode is again valid when reentering
configuration mode. It is therefore recommended that when
initial configuration of the AD2S1210 is complete, the fault address
should be written to the AD2S1210 before leaving configuration
mode. This simplifies the reading and clearing of the fault register
in normal operation because it is now possible to access the
position, velocity, and fault information by toggling the A0 and
A1 pins without requiring additional register addressing.
fCLKIN
t1
t8
t1
t3
t4
t2
t6
t7
t9
t5
t2
CLKIN
A0, A1
CS
WR
DB0 TO DB7
ADDRESS
DATA
NOTES
1.
2. RD SHOULD BE HELD HIGH WHEN WRITING TO THE AD2S1210.
DON’T CARE.
07
46
7-
0
27
Figure 28. Parallel Port Write Timing—Configuration Mode
相关PDF资料 |
PDF描述 |
|---|---|
| VI-24P-MY-S | CONVERTER MOD DC/DC 13.8V 50W |
| AD7607BSTZ | IC DAS W/ADC 14BIT 8CH 64LQFP |
| V110A5M200BG3 | CONVERTER MOD DC/DC 5V 200W |
| VI-24N-MY-S | CONVERTER MOD DC/DC 18.5V 50W |
| GTC020R-40-53S | CONN RCPT 60POS BOX MNT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD2S1210DSTZ | 功能描述:IC CONV R/D VAR RES OSC 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:数据采集系统（DAS） 分辨率（位）:16 b 采样率（每秒）:21.94k 数据接口:MICROWIRE?，QSPI?，串行，SPI? 电压电源:模拟和数字 电源电压:1.8 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（6x6） 包装:托盘 |
| AD2S1210DSTZ | 制造商:Analog Devices 功能描述:IC, ADC, 16BIT, PARALLEL, SERIAL, LQFP-4 |
| AD2S1210SST-EP-RL7 | 功能描述:模数转换器 - ADC IC 10-16 Bit R/D Cnvtr w/Ref Oscilltr RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体: |
| AD2S1210SSTZ-EPRL7 | 功能描述:IC CONV R/D VAR REF OSC 48LQFP 制造商:analog devices inc. 系列:* 零件状态:在售 标准包装:500 |
| AD2S1210WDSTZ | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。