- 您现在的位置：买卖IC网 > PDF目录8673 > AD5024BRUZ-REEL7 (Analog Devices Inc)IC DAC 12BIT QUAD SPI 16-TSSOP PDF资料下载
参数资料
| 型号： | AD5024BRUZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/28页 |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT QUAD SPI 16-TSSOP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1,000 |
| 系列： | nanoDAC™ |
| 设置时间： | 8µs |
| 位数： | 12 |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 4 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 30mW |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 4 电压，双极 |
| 采样率（每秒）： | 125k |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Data Sheet
AD5024/AD5044/AD5064
Rev. F | Page 21 of 28
MODES OF OPERATION
There are three main modes of operation: standalone mode
where a single device is used, daisy-chain mode for a system
that contains several DACs, and power-down mode when the
supply current falls to 0.4 A at 5 V.
Standalone Mode
The write sequence begins by bringing the SYNC line low. Data
from the DIN line is clocked into the 32-bit shift register on the
falling edge of SCLK. The serial clock frequency can be as high
as 50 MHz, making the AD5024/AD5044/AD5064/AD5064-1
compatible with high speed DSPs. On the 32nd falling clock edge,
the last data bit is clocked in and the programmed function is
executed, that is, an LDAC-dependent change in DAC register
contents and/or a change in the mode of operation. At this
stage, the SYNC line can be kept low or be brought high. In
either case, it must be brought high for a minimum of 3 s
sequence so that a falling edge of SYNC can initiate the next
write sequence. SYNC should be idled at rails between write
sequences for even lower power operation of the part.
SYNC Interrupt
In a normal write sequence, the SYNC line is kept low for at
least 32 falling edges of SCLK, and the DAC is updated on the
32nd falling edge. However, if SYNC is brought high before the
32nd falling edge, this acts as an interrupt to the write sequence.
The write sequence is seen as invalid. Neither an update of the
DAC register contents nor a change in the operating mode
occurs (see Figure 50).
Daisy-Chaining
For systems that contain several DACs the SDO pin can be
used to daisy-chain several devices together and provide serial
readback.
The daisy-chain mode is enabled through a software executable
daisy-chain enable (DCEN) command. Command 1000 is
reserved for this DCEN function (see Table 8). The daisy-chain
mode is enabled by setting Bit DB1 in the DCEN register. The
default setting is standalone mode, where DB1 = 0.
Table 10 shows how the state of the bit corresponds to the mode
of operation of the device.
Table 10. DCEN (Daisy-Chain Enable) Register
DB1
DB0
Description
0
X
Standalone mode (default)
1
X
DCEN mode
The SCLK is continuously applied to the shift register when
SYNC is low. If more than 32 clock pulses are applied, the data
ripples out of the shift register and appears on the SDO line.
This data is clocked out on the rising edge of SCLK and is valid
on the falling edge. By connecting this line to the DIN input on
the next DAC in the chain, a daisy-chain interface is constructed.
Each DAC in the system requires 32 clock pulses; therefore, the
total number of clock cycles must equal 32N, where N is the
total number of devices that are updated. If SYNC is taken high
at a clock that is not a multiple of 32, it is considered an invalid
frame and the data is discarded.
When the serial transfer to all devices is complete, SYNC is
taken high. This prevents any further data from being clocked
into the shift register.
In daisy-chain mode, the LDAC pin cannot be tied permanently
low. The LDAC pin must be used in asynchronous LDAC update
mode, as shown in Figure 5. The LDAC pin must be brought
high after pulsing. This allows all DAC outputs to simulta-
neously update.
The serial clock can be continuous or a gated clock. A continuous
SCLK source can be used only if SYNC can be held low for the
correct number of clock cycles. In gated clock mode, a burst
clock containing the exact number of clock cycles must be used,
and SYNC must be taken high after the final clock to latch the data.
Table 11. 32-Bit Shift Register Contents for Daisy-Chain Enable
MSB
LSB
DB31 to DB28
DB27
DB26
DB25
DB24
DB23
DB22
DB21
DB20
DB19 to DB2
DB1
DB0
X
1
0
X
1/0
X
Don’t cares
Command bits (C3 to C0)
Address bits (A3 to A0)
Don’t cares
DCEN register
相关PDF资料 |
PDF描述 |
|---|---|
| V150A28H500BG | CONVERTER MOD DC/DC 28V 500W |
| AD5667BCPZ-R2 | IC DAC NANO 16BIT DUAL 10-LFCSP |
| V150A28H500B | CONVERTER MOD DC/DC 28V 500W |
| VI-J4K-MY | CONVERTER MOD DC/DC 40V 50W |
| VE-J5L-MX-B1 | CONVERTER MOD DC/DC 28V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5024HB-C71 | 制造商:ADDA Corporation 功能描述:DC-FAN, 50X50X20 MM, 24 VOLTS, |
| AD5024HB-D71 | 功能描述:鼓风机 50mm 24VDC 12CFM RoHS:否 制造商:Murata 产品:Blowers 电流类型:DC 电源电压:5.3 V 气流:1 l/min 轴承类型: 噪声: 速度: 功率额定值: 框架尺寸 (mm):20 mm x 20 mm x 1.85 mm 外壳材料: 端接类型:SMD/SMT 系列:MZB |
| AD5024HB-D71-LF | 功能描述:风扇 50mm 24VDC 12CFM RoHS:否 制造商:Sanyo Denki 产品:Fans 电流类型: 电源电压:48 V 气流:636 CFM 轴承类型: 噪声:83 dBA 速度:6400 RPM 功率额定值:264 W 框架尺寸 (mm):172 mm x 150 mm x 102 mm 外壳材料:Aluminum 端接类型:Wire 系列: |
| AD5024LB-C71 | 制造商:ADDA Corporation 功能描述:DC-FAN, 50X50X20 MM, 24 VOLTS, |
| AD5024MB-C71 | 制造商:ADDA Corporation 功能描述:DC-FAN, 50X50X20 MM, 24 VOLTS, |
发布紧急采购，3分钟左右您将得到回复。