- 您现在的位置：买卖IC网 > PDF目录1889 > AD5064BRUZ-1REEL7 (Analog Devices Inc)IC DAC 16BIT 4CH BUF OUT 14TSSOP PDF资料下载
参数资料
| 型号： | AD5064BRUZ-1REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 27/28页 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT 4CH BUF OUT 14TSSOP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1,000 |
| 系列： | nanoDAC™ |
| 设置时间： | 5.8µs |
| 位数： | 16 |
| 数据接口： | 串行 |
| 转换器数目： | 4 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 30mW |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 14-TSSOP |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 4 电压，双极 |
| 采样率（每秒）： | 125k |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页
AD5024/AD5044/AD5064
Data Sheet
Rev. F | Page 8 of 28
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
POR
VOUTC
VOUTA
VREFIN
DIN
GND
VOUTB
VOUTD
SDO
SCLK
CLR
VDD
LDAC
SYNC
TOP VIEW
(Not to Scale)
1
2
3
4
5
6
7
AD5064-1
14
13
12
11
10
9
8
0
68
03
-0
65
Figure 6. 14-Lead TSSOP (RU-14)
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
LDAC
LDAC can be operated in two modes, asynchronously and synchronously, as shown in Figure 4. Pulsing
this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows
all DAC outputs to simultaneously update. This pin can also be tied permanently low in standalone mode.
When daisy-chain mode is enabled, this pin cannot be tied permanently low; the LDAC pin should be
used in asynchronous LDAC update mode, as shown in Figure 5, and the LDAC pin must be brought
high after pulsing.
2
SYNC
Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes
low, it powers on the SCLK and DIN buffers and enables the shift register. Data is transferred in on the
falling edges of the next 32 clocks. If SYNC is taken high before the 32nd falling edge, the rising edge of
SYNC acts as an interrupt and the write sequence is ignored by the device.
3
VDD
Power Supply Input. These parts can be operated from 4.5 V to 5.5 V, and the supply should be decoupled
with a 10 μF capacitor in parallel with a 0.1 μF capacitor to GND.
4
VOUTA
Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
5
VOUTC
Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
6
POR
Power-On Reset Pin. Tying this pin to GND powers up all four DACs to zero scale. Tying this pin to VDD
powers up all four DACs to midscale.
7
VREFIN
This is a common pin for reference input for DAC A, DAC B, DAC C, and DAC D.
8
SDO
Serial Data Output. Can be used to daisy-chain a number of AD5064-1 devices together. The serial data
is transferred on the rising edge of SCLK and is valid on the falling edge of the clock.
9
CLR
Asynchronous Clear Input. The CLR input is falling edge sensitive. When CLR is low, all LDAC pulses are
ignored. When CLR is activated, the input register and the DAC register are updated with the data
contained in the clear code register—zero, midscale, or full scale. Default setting clears the output to 0 V.
10
VOUTD
Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
11
VOUTB
Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
12
GND
Ground Reference Point for All Circuitry on the Part.
13
DIN
Serial Data Input. This device has a 32-bit shift register. Data is clocked into the shift register on the
falling edge of the serial clock input.
14
SCLK
Serial Clock Input. Data is clocked into the shift register on the falling edge of the serial clock input. Data
can be transferred at rates of up to 50 MHz.
相关PDF资料 |
PDF描述 |
|---|---|
| AD5065ARUZ | IC DAC 16BIT SPI 14TSSOP |
| AD5066BRUZ-REEL7 | IC DAC 16BIT 2.7-5.5V QD 16TSSOP |
| AD5110BCPZ80-RL7 | IC DGTL POT 128POS 80K 8LFCSP |
| AD5111BCPZ10-500R7 | IC DGTL POT 128POS 10K 8LFCSP |
| AD5116BCPZ80-500R7 | IC DGTL POT 64POS 80K 8LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5064BRUZ-REEL7 | 功能描述:IC DAC 16BIT 4CH BUF OUT 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:nanoDAC™ 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD5065 | 制造商:AD 制造商全称:Analog Devices 功能描述:Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface, 4.5 V to 5.5 V in a TSSOP |
| AD50651 | 制造商:AD 制造商全称:Analog Devices 功能描述:Fully Accurate, 16-Bit, Unbuffered VOUT, Quad SPI Interface, 2.7 V to 5.5 V nanoDAC in a TSSOP |
| AD50657-1 | 制造商:Analog Devices 功能描述: |
| AD5065ARUZ | 功能描述:IC DAC 16BIT SPI 14TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:nanoDAC™ 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
发布紧急采购，3分钟左右您将得到回复。