- 您现在的位置：买卖IC网 > PDF目录1889 > AD5227BUJZ10-R2 (Analog Devices Inc)IC DGTL POT 10K UP/DN TSOT23-8 PDF资料下载
参数资料
| 型号： | AD5227BUJZ10-R2 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/16页 |
| 文件大小： | 0K |
| 描述： | IC DGTL POT 10K UP/DN TSOT23-8 |
| 标准包装： | 250 |
| 接片： | 64 |
| 电阻（欧姆）： | 10k |
| 电路数： | 1 |
| 温度系数： | 标准值 35 ppm/°C |
| 存储器类型： | 易失 |
| 接口： | 3 线串行（芯片选择，增/减） |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | SOT-23-8 薄型，TSOT-23-8 |
| 供应商设备封装： | TSOT-23-8 |
| 包装： | 带卷 (TR) |
AD5227
Rev. B | Page 4 of
16
Parameter
Conditions
Min
Max
Unit
INTERFACE TIMING CHARACTERISTICS (applies to all parts6, 10)
Clock Frequency
fCLK
50
MHz
Input Clock Pulse Width
tCH, tCL
Clock level high or low
10
ns
CS to CLK Setup Time
tCSS
10
ns
CS Rise to CLK Hold Time
tCSH
10
ns
U/D to Clock Fall Setup Time
tUDS
10
ns
1 Typicals represent average readings at 25°C, VDD = 5 V.
2 Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
3 NL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. VA = VDD and VB = 0 V.
4 DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.
5 Resistor Terminals A, B, W have no limitations on polarity with respect to each other.
6 Guaranteed by design and not subject to production test.
7 PDISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation.
8 Bandwidth, noise, and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest
bandwidth. The highest R value results in the minimum overall power consumption.
9 All dynamic characteristics use VDD = V.
10 All input control voltages are specified with tR = tF = 1 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V. Switching characteristics are measured using
VDD = 5 V.
INTERFACE TIMING DIAGRAMS
04419-0-004
CS = LOW
U/D = HIGH
CLK
RWB
Figure 2. Increment RWB
04419-0-005
CS = LOW
U/D = 0
CLK
RWB
Figure 3. Decrement RWB
04419-0-006
1
0
1
0
1
0
CS
CLK
U/D
RWB
tS
tUDS
tCL
tCH
tCSS
tCSH
Figure 4. Detailed Timing Diagram (Only RWB Decrement Shown)
相关PDF资料 |
PDF描述 |
|---|---|
| AD5228BUJZ50-R2 | IC DGTL POT 50K UP/DN TSOT23-8 |
| AD5231BRU50-REEL7 | IC DGTL POT 1024POS 16-TSSOP TR |
| AD5232BRU50-REEL7 | IC DGTL POT DUAL 256POS 16-TSSOP |
| AD5233BRUZ10 | IC DGTL POT 64POS 10K QD 24TSSOP |
| AD5235BRU25-RL7 | IC DGTL POT DUAL 1024POS 16TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5227BUJZ10-R22 | 制造商:AD 制造商全称:Analog Devices 功能描述:64-Position Up/Down Control Digital Potentiometer |
| AD5227BUJZ10-RL7 | 功能描述:IC DGTL POT UP/DN 10K TSOT23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 35 ppm/°C 存储器类型:非易失 接口:3 线串口 电源电压:2.7 V ~ 5.25 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN-EP（3x3） 包装:剪切带 (CT) 产品目录页面:1399 (CN2011-ZH PDF) 其它名称:MAX5423ETA+TCT |
| AD5227BUJZ10-RL72 | 制造商:AD 制造商全称:Analog Devices 功能描述:64-Position Up/Down Control Digital Potentiometer |
| AD5227BUJZ50 | 制造商:Analog Devices 功能描述:DGTL POTENTIOMETER 64POS 50KOHM SGL 8PIN TSOT - Bulk |
| AD5227BUJZ50-R2 | 功能描述:IC DGTL POT 50K UP/DN TSOT23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。