- 您现在的位置：买卖IC网 > PDF目录9287 > AD5233BRUZ100-R7 (Analog Devices Inc)IC DGTL POT QUAD 64POS 24-TSSOP PDF资料下载
参数资料
| 型号： | AD5233BRUZ100-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/32页 |
| 文件大小： | 0K |
| 描述： | IC DGTL POT QUAD 64POS 24-TSSOP |
| 标准包装： | 1,000 |
| 接片： | 64 |
| 电阻（欧姆）： | 100k |
| 电路数： | 4 |
| 温度系数： | 标准值 600 ppm/°C |
| 存储器类型： | 非易失 |
| 接口： | 4 线 SPI（芯片选择） |
| 电源电压： | 2.7 V ~ 5.5 V，±2.25 V ~ 2.75 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 24-TSSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD5233
Rev. B | Page 17 of 32
DAISY-CHAIN OPERATION
The ground pin of the AD5233 device is used primarily as a
digital ground reference, which needs to be tied to the PCB’s
common ground. The digital input control signals to the
AD5233 must be referenced to the device ground pin (GND)
and satisfy the logic level defined in the Specifications section.
An internal level-shift circuit ensures that the common-mode
voltage range of the three terminals extends from VSS to VDD,
regardless of the digital input level.
The serial data output (SDO) pin serves two purposes. It can
be used to read the contents of the wiper setting and EEMEM
values using Instruction 10 and Instruction 9, respectively.
The remaining instructions (0 to 8, 11 to 15) are valid for
daisy-chaining multiple devices in simultaneous operations.
Daisy-chaining minimizes the number of port pins required
from the controlling IC (Figure 39). The SDO pin contains an
open-drain N-channel FET that requires a pull-up resistor, if
this function is used. As shown in Figure 39, users need to tie
the SDO pin of one package to the SDI pin of the next package.
POWER-UP SEQUENCE
Because there are diodes to limit the voltage compliance at
Terminal A, Terminal B, and Terminal W (see Figure 40), it is
important to power on VDD/VSS first before applying any voltage
to Terminal A, Terminal B, and Terminal W. Otherwise, the
diode is forward-biased such that VDD/VSS are powered unin-
tentionally. For example, applying 5 V across the A and B
terminals prior to VDD causes the VDD terminal to exhibit 4.3 V.
It is not destructive to the device, but it might affect the rest of
the system. The ideal power-up sequence is GND, VDD, VSS,
digital inputs, and VA/VB/VW. The order of powering VA, VB,
VW, and digital inputs is not important as long as they are
powered after VDD/VSS.
Users might need to increase the clock period, because the
pull-up resistor and the capacitive loading at the SDO to SDI
interface might require an additional time delay between
subsequent packages. When two AD5233s are daisy-chained,
32 bits of data is required. The first 16 bits go to U2 and the
second 16 bits go to U1. CS should be kept low until all 32 bits
are clocked into their respective serial registers. CS is then
pulled high to complete the operation.
SDI
SDO
CLK
RP
2k
SDI
SDO
CLK
U1
U2
AD5233
CS
+V
0
279
4-
0
40
MICRO-
CONTROLLER
Regardless of the power-up sequence and the ramp rates of the
power supplies, once VDD/VSS are powered, the power-on preset
remains effective, which restores the EEMEM values to the
RDAC registers.
LATCHED DIGITAL OUTPUTS
A pair of digital outputs, O1 and O2, is available on the AD5233.
These outputs provide a nonvolatile Logic 0 or Logic 1 setting.
O1 and O2 are standard CMOS logic outputs, shown in Figure 41.
These outputs are ideal to replace the functions often provided
by DIP switches. In addition, they can be used to drive other
standard CMOS logic-controlled parts that need an occasional
setting change. Pin O1 and Pin O2 default to Logic 1, and they
can drive up to 50 mA of load at 5 V/25°C.
Figure 39. Daisy-Chain Configuration Using SDO
TERMINAL VOLTAGE OPERATION RANGE
The AD5233’s positive VDD and negative VSS power supplies
define the boundary conditions for proper 3-terminal digital
potentiometer operation. Supply signals present on Terminal A,
Terminal B, and Terminal W that exceed VDD or VSS are clamped
by the internal forward-biased diodes (see Figure 40).
VDD
GND
OUTPUTS
O1 AND O2
PINS
02
79
4
-04
2
VSS
VDD
A
W
B
02
79
4-
04
1
Figure 41. Logic Output O1 and Logic Output O2
Figure 40. Maximum Terminal Voltages Set by VDD and VSS
相关PDF资料 |
PDF描述 |
|---|---|
| DS1100LZ-20+T | IC DELAY LINE 5TAP 20NS 8-SOIC |
| DS1100LZ-60+T | IC DELAY LINE 5TAP 60NS 8-SOIC |
| VI-B4Z-MW-F3 | CONVERTER MOD DC/DC 2V 40W |
| AD5233BRUZ10-R7 | IC DGTL POT QUAD 64POS 24-TSSOP |
| MS27484E16F35SD | CONN PLUG 55POS STRAIGHT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5233BRUZ10-R7 | 功能描述:IC DGTL POT QUAD 64POS 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5233BRUZ50 | 功能描述:IC POT QUAD 50K 64POS 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 35 ppm/°C 存储器类型:非易失 接口:3 线串口 电源电压:2.7 V ~ 5.25 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN-EP（3x3） 包装:剪切带 (CT) 产品目录页面:1399 (CN2011-ZH PDF) 其它名称:MAX5423ETA+TCT |
| AD5233BRUZ50-R7 | 功能描述:IC DGTL POT QUAD 64POS 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5235 | 制造商:AD 制造商全称:Analog Devices 功能描述:8-Bit Dual Nonvolatile Memory Digital Potentiometer |
| AD5235BRU25 | 制造商:Analog Devices 功能描述:Digital Potentiometer 1024POS 25KOhm Dual 16-Pin TSSOP 制造商:Analog Devices 功能描述:IC DIGITAL POT 25KOHM 1024 DUAL 16-TSSO |
发布紧急采购，3分钟左右您将得到回复。