- 您现在的位置：买卖IC网 > PDF目录373873 > AD5241BRU1M-REEL7 (ANALOG DEVICES INC) Audio digital potentiometers PDF资料下载
参数资料
| 型号： | AD5241BRU1M-REEL7 |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 数字电位计 |
| 英文描述： | Audio digital potentiometers |
| 中文描述： | 1000K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO14 |
| 封装： | MO-153AB-1, TSSOP-14 |
| 文件页数： | 10/16页 |
| 文件大小： | 394K |
| 代理商： | AD5241BRU1M-REEL7 |
REV. B
AD5241/AD5242
–10–
D
(DEC)
R
WB
( )
Output State
255
128
1
0
10021
5060
99
60
Full-Scale (R
WB
– 1 LSB + R
W
)
Midscale
1 LSB
Zero-Scale (Wiper Contact Resistance)
Note that in the zero-scale condition, a finite wiper resistance of
60
is present. Care should be taken to limit the current flow
between W and B in this state to a maximum current of no more
than
±
20 mA. Otherwise, degradation or possible destruction of
the internal switch contact can occur.
Similar to the mechanical potentiometer, the resistance of the
RDAC between Wiper W and Terminal A also produces a digi-
tally controlled resistance, R
WA
. When these terminals are used,
the B Terminal can be opened or tied to the Wiper Terminal.
Setting the resistance value for R
WA
starts at a maximum value
of resistance and decreases as the data loaded in the latch
increases in value. The general equation for this operation is:
R
D
( )
=
D
R
R
WA
AB
W
×
+
256
256
–
(2)
For
R
AB
= 10 k
, and the B Terminal can be either open circuit
or tied to W. The following output resistance
R
WA
will be set for
the following RDAC latch codes.
D
(DEC)
R
WA
( )
Output State
255
128
1
0
99
5060
10021
10060
Full-Scale
Midscale
1 LSB
Zero-Scale
The typical distribution of the nominal resistance R
AB
from
channel to channel matches within
±
1% for AD5242. Device-
to-device matching is process lot dependent and it is possible to
have
±
30% variation. Since the resistance element is processed
in thin film technology, the change in R
AB
with temperature has
no more than a 30 ppm/
°
C temperature coefficient.
PROGRAMMING THE POTENTIOMETER DIVIDER
Voltage Output Operation
The digital potentiometer easily generates output voltages at
wiper-to-B and wiper-to-A to be proportional to the input volt-
age at A-to-B. Unlike the polarity of V
DD
– V
SS
, which must be
positive, voltage across A–B, W–A, and W–B can be at either
polarity provided that V
SS
is powered by a negative supply.
If ignoring the effect of the wiper resistance for approximation,
connecting the A Terminal to 5 V and the B Terminal to ground
produces an output voltage at the wiper-to-B starting at 0 V up
to 1 LSB less than 5 V. Each LSB of voltage is equal to the voltage
applied across Terminal AB divided by the 256 positions of the
potentiometer divider. Since AD5241/AD5242 can be sup-
plied by dual supplies, the general equation defining the output
voltage at
V
W
with respect to ground for any valid input voltage
applied to Terminals A and B is:
V
D
( )
=
DV
256
DV
W
A
B
+
256
256
(3)
which can be simplified to
V
D
( )
=
DV
256
V
W
AB
B
+
(4)
where
D
is the decimal equivalent of the binary code between 0
to 255 that is loaded in the 8-bit RDAC register.
For more accurate calculation including the effects of wiper
resistance,
V
W
can be found as:
V
D
( )
=
R
D
( )
R
V
R
D
( )
R
V
W
WB
AB
A
WA
AB
B
+
(5)
where
R
WB
(
D
) and
R
WA
(
D
) can be obtained from Equations 1
and 2.
Operation of the digital potentiometer in the Divider Mode results
in a more accurate operation over temperature. Unlike the
Rheostat Mode, the output voltage is dependent on the ratio
of the internal resistors R
WA
and R
WB
, and not the absolute
values; therefore, the temperature drift reduces to 5ppm/
°
C.
DIGITAL INTERFACE
2-Wire Serial Bus
The AD5241/AD5242 are controlled via an I
2
C compatible
serial bus. The RDACs are connected to this bus as slave devices.
Referring to Figures 2 and 3, the first byte of AD5241/AD5242
is a Slave Address Byte. It has a 7-bit slave address and an R/
W
Bit. The 5 MSBs are 01011 and the following two bits are
determined by the state of the AD0 and AD1 Pins of the device.
AD0 and AD1 allow users to use up to four of these devices on
one bus.
The 2-wire I
2
C serial bus protocol operates as follows:
1. The master initiates data transfer by establishing a START
condition, which is when a high-to-low transition on the SDA
line occurs while SCL is high (Figure 2). The following byte
is the Slave Address Byte, Frame 1, which consists of the
7-bit slave address followed by an R/
W
Bit (this bit deter-
mines whether data will be read from or written to the
slave device).
The slave whose address corresponds to the transmitted
address will respond by pulling the SDA line low during the
ninth clock pulse (this is termed the Acknowledge Bit). At
this stage, all other devices on the bus remain idle while the
selected device waits for data to be written to or read from its
serial register. If the R/
W
Bit is high, the master will read
from the slave device. If the R/
W
Bit is low, the master will
write to the slave device.
2. A Write operation contains an extra Instruction Byte more
than the Read operation. This Instruction Byte, Frame 2,
in Write Mode follows the Slave Address Byte. The MSB of
the Instruction Byte labeled
A
/B is the RDAC subaddress
select. A “low” selects RDAC1 and a “high” selects RDAC2
for the dual-channel AD5242. Set
A
/B to low for AD5241.
The second MSB, RS, is the midscale reset. A logic high of
this bit moves the wiper of a selected RDAC to the center tap
where R
WA
= R
WB
. The third MSB, SD, is a shutdown bit. A
logic high on SD causes the RDAC open circuit at Terminal A
while shorting the wiper to Terminal B. This operation yields
almost a 0
in Rheostat Mode or 0 V in Potentiometer
Mode. This SD Bit serves the same function as the
SHDN
相关PDF资料 |
PDF描述 |
|---|---|
| AD5242BRU1M-REEL7 | Audio digital potentiometers |
| XC6101F634 | CMOS Voltage Detector |
| AD5245BRJ5-R2 | 256-Position I2C Compatible Digital Potentiometer |
| AD5245BRJ5-RL7 | 256-Position I2C Compatible Digital Potentiometer |
| AD5245 | 256-Position I2C Compatible Digital Potentiometer |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5241BRUZ10 | 功能描述:IC POT DGTL 256POS 14-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,300 系列:WiperLock™ 接片:257 电阻（欧姆）:100k 电路数:1 温度系数:标准值 150 ppm/°C 存储器类型:易失 接口:3 线 SPI（芯片选择） 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-VDFN 裸露焊盘 供应商设备封装:8-DFN-EP（3x3） 包装:带卷 (TR) |
| AD5241BRUZ100 | 功能描述:IC DGTL POT 256POS 100K 14TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,300 系列:WiperLock™ 接片:257 电阻（欧姆）:100k 电路数:1 温度系数:标准值 150 ppm/°C 存储器类型:易失 接口:3 线 SPI（芯片选择） 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-VDFN 裸露焊盘 供应商设备封装:8-DFN-EP（3x3） 包装:带卷 (TR) |
| AD5241BRUZ100-R7 | 功能描述:IC DGTL POT 256POS 14-TSSOP T/R RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5241BRUZ10-R7 | 功能描述:IC DGTL POT 256POS 10K 14TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 35 ppm/°C 存储器类型:非易失 接口:3 线串口 电源电压:2.7 V ~ 5.25 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN-EP（3x3） 包装:剪切带 (CT) 产品目录页面:1399 (CN2011-ZH PDF) 其它名称:MAX5423ETA+TCT |
| AD5241BRUZ1M | 功能描述:IC DGTL POT 256POS 14-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:2,500 系列:XDCP™ 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 ±300 ppm/°C 存储器类型:非易失 接口:I²C（设备位址） 电源电压:2.7 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。