- 您现在的位置：买卖IC网 > PDF目录373875 > AD5262 (Analog Devices, Inc.) 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 PDF资料下载
参数资料
| 型号： | AD5262 |
| 厂商： | Analog Devices, Inc. |
| 元件分类： | 通用总线功能 |
| 英文描述： | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| 中文描述： | 32抽头、非易失、线性变化数字电位器，SOT23封装 |
| 文件页数： | 8/20页 |
| 文件大小： | 859K |
| 代理商： | AD5262 |
REV. 0
AD5260/AD5262
–8–
All digital inputs are protected with a series input resistor and
parallel Zener ESD structure as shown in Figure 6. This applies
to digital input pins
CS
, SDI, SDO,
PR
,
SHDN
, and CLK.
340
LOGIC
Figure 6. ESD Protection of Digital Pins
A, B, W
V
SS
Figure 7. ESD Protection of Resistor Terminals
LAYOUT AND POWER SUPPLY BYPASSING
It is a good practice to employ compact, minimum-lead length
layout design. The leads to the input should be as direct as pos-
sible
with a minimum conductor length. Ground paths should
have low resistance and low inductance.
Similarly, it is also a good practice to bypass the power supplies
with quality capacitors for optimum stability. Supply leads to the
device should be bypassed with 0.01
m
F–0.1
m
F disc or chip ceram-
ics
capacitors. Low-ESR 1
m
F to 10
m
F tantalum or electrolytic
capaci
tors should also be applied at the supplies to minimize any
transient
disturbance (see Figure 8). Notice the digital ground
should also be joined remotely to the analog ground to minimize
the ground bounce.
V
SS
C3
C4
C1
C2
10 F
V
SS
V
DD
0.1 F
GND
V
DD
0.1 F
10 F
Figure 8. Power Supply Bypassing
TERMINAL VOLTAGE OPERATING RANGE
The AD5260/AD5262 positive V
DD
and negative V
SS
power
supply defines the boundary conditions for proper 3-terminal
digital potentiometer operation. Supply signals present on termi-
nals A, B, and W that exceed V
DD
or V
SS
will be clamped by the
internal forward biased diodes (see Figure 9).
V
DD
A
W
B
V
SS
Figure 9. Maximum Terminal Voltages Set by V
DD
and V
SS
The ground pin of the AD5260/AD5262 device is primarily used
as a digital ground reference, which needs to be tied to the PCB’s
common ground. The digital input control signals to the AD5260/
AD5262 must be referenced to the device ground pin (GND),
and must satisfy the logic level defined in the specification table
of this data sheet. An internal level shift circuit ensures that the
common-mode voltage range of the three terminals extends
from V
SS
to V
DD
regardless of the digital input level.
POWER-UP SEQUENCE
Since there are diodes to limit the voltage compliance at termi-
nals A, B, and W (see Figure 9), it is important to power V
DD
/V
SS
first before applying any voltage to terminals A, B, and W. Other-
wise, the diode will be forward biased such that V
DD
/V
SS
will be
powered unintentionally and may affect the rest of the user’s circuit.
The ideal power-up sequence is in the following order: GND,
V
DD
, V
SS
, V
L
,
Digital Inputs, and V
A/B/W
. The order of powering
V
A
, V
B
, V
W
, and Digital Inputs is not important as long as they
are powered after V
DD
/V
SS
.
Daisy-Chain Operation
The serial-data output (SDO) pin contains an open drain
n-channel FET. This output requires a pull-up resistor to trans-
fer data to the next package’s SDI pin. This allows for daisy
chaining several RDACs from a single processor serial data line.
The pull-up resistor termination voltage can be larger than the V
DD
supply voltage. It is recommended to increase the Clock period
when using a pull-up resistor to the SDI pin of the following device
in series because capacitive loading at the daisy-chain node
SDO-SDI between devices may induce time delay to subsequent
devices. Users should be aware of this potential problem to achieve
data transfer successfully (see Figure 10). If two AD5260s are daisy-
chained, this requires a total of 16 bits of data. The first 8 bits,
complying with the format shown in Table I, go to U2, and the
second 8 bits with the same format go to U1. The
CS
should be
kept low until all 16 bits are clocked into their respective serial
registers, and the
CS
is then pulled high to complete the operation.
CS
CLK
SDO
SDI
V
DD
CS
CLK
SDO
SDI
MOSI
C
SCLK SS
R
P
2.2k
AD5260
U1
AD5260
U2
Figure 10. Daisy-Chain Configuration
RDAC STRUCTURE
The RDAC contains a string of equal resistor segments, with an
array of analog switches, that act as the wiper connection. The
number of positions is the resolution of the device. The AD5260/
AD5262 have 256 connection points allowing it to provide better
than 0.4% set-ability resolution. Figure 11 shows an equivalent
structure of the connections between the three terminals that
make up one channel of the RDAC. The SW
A
and SW
B
will
always be ON, while one of the switches SW(0) to SW(2
N
– 1)
will be ON one at a time depending on the resistance position
decoded from the data bits. Since the switch is not ideal, there is
a 60
W
wiper resistance, R
W
. Wiper resistance is a function of
supply voltage and temperature. The lower the supply voltage, the
higher the wiper resistance. Similarly, the higher the temperature,
the higher the wiper resistance. Users should be aware of the
contribution of the wiper resistance when accurate prediction of
the output resistance is needed.
相关PDF资料 |
PDF描述 |
|---|---|
| AD5262BRU20-REEL7 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD5262BRU200 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD5262BRU200-REEL7 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD5260BRU20 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD5260BRU20-REEL7 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5262BRU20 | 功能描述:IC POT DUAL 20K 256POS 16TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5262BRU200 | 功能描述:IC POT DUAL 200K 256POS 16TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5262BRU200-REEL7 | 功能描述:IC POT DUAL 200K 256POS 16TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5262BRU20-REEL7 | 功能描述:IC POT DUAL 20K 256POS 16TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5262BRU20Z | 制造商:Analog Devices 功能描述:DIG POT 2CH 256 15V 20KOHM 制造商:Analog Devices 功能描述:DIG POT, 2CH, 256, 15V, 20KOHM, 16TSSOP; End To End Resistance:20kohm; Track Taper:Linear; Resistance Tolerance: 30%; Supply Voltage Min:4.5V; Supply Voltage Max:16.5V; Potentiometer IC Case Style:TSSOP; No. of Pins:16; No. of ;RoHS Compliant: Yes |
发布紧急采购，3分钟左右您将得到回复。