参数资料
型号: AD5273BRJ1-REEL7
厂商: ANALOG DEVICES INC
元件分类: 数字电位计
英文描述: 64-Position OTP Digital Potentiometer
中文描述: 1K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 64 POSITIONS, PDSO8
封装: MO-178BA, SOT-23, 8 PIN
文件页数: 14/20页
文件大小: 987K
代理商: AD5273BRJ1-REEL7
AD5273
–14–
13
25
12
24
11
23
10
22
9
21
8
20
7
19
6
18
5
17
4
16
3
15
2
14
1
SCL
R3
100
R2
100
R1
100
SDA
READ
WRITE
R4
10k
R5
10k
V
DD
Figure 8. Parallel Port Connection. Pin 2 = SDA_write,
Pin 3 = SCL, Pin 15 = SDA_read, and Pin 25 = DGND
In both Read and Write operations, the program generates the
I
2
C digital signals through the parallel port LPT1 pins 2, 3, 15,
and 25 for SDA_write, SCL, SDA_read, and DGND, respectively,
to control the device. See Figure 8.
To apply the device programming software in the factories, users
may lay out the AD5273 SCL and SDA pads on the PCB such
that the programming signals can be communicated to and from
the parallel port. Figure 9 shows a recommended AD5273 PCB
layout that pogo pins can be inserted for factory programming.
100 resistors should also be put in series to the SCL and SDA
pins to prevent damaging the PC parallel port. Pull-up resistors
on SCL and SDA are also required.
W
V
DD
DGND
SCL
A
B
A0
SDA
Figure 9. Recommended AD5273 PCB Layout. The SCL
and SDA pads allow pogo pins to be inserted so that
signals can be communicated through the parallel port
for programming. Refer to Figure 8.
For users who do not use the software solution, the AD5273 can
be controlled via an I
2
C compatible serial bus and is connected
to this bus as a slave device. Referring to Figures 10a, 10b, and
11, the 2-wire I
2
C serial bus protocol operates as follows:
1. The master initiates data transfer by establishing a START
condition, which is when SDA goes from high to low while
SCL is high, Figure 10a. The following byte is the Slave
Address byte, which consists of the 6 MSBs as slave address
defined as 010110. The next bit is AD0; it is an I
2
C device
address bit. Depending on the states of their AD0 bits, two
AD5273s can be addressed on the same bus. (See Figure 12.)
The last LSB is the R/
W
bit, which determines whether data
will be read from or written to the slave device.
The slave whose address corresponds to the transmitted
address responds by pulling the SDA line low during the
ninth clock pulse (this is termed the Acknowledge bit). At
this stage, all other devices on the bus remain idle while the
selected device waits for data to be written to or read from its
serial register.
2. A Write operation contains one more Instruction byte than the
Read operation. The Instruction byte in the Write mode fol-
lows the Slave Address byte. The MSB of the Instruction byte
labeled T is the One Time Programming bit. After acknowl-
edging the Instruction byte, the last byte in the Write mode
is the Data byte. Data is transmitted over the serial bus in
sequences of nine clock pulses (eight data bits followed by an
Acknowledge bit). The transitions on the SDA line must occur
during the low period of SCL and remain stable during the
high period of SCL. See Figure 10a.
3. In the Read mode, the Data byte follows immediately after the
acknowledgment of the Slave Address byte. Data is transmitted
over the serial bus in sequences of nine clock pulses (slight dif-
ference with the Write mode, there are eight data bits followed
by a No Acknowledge bit). Similarly, the transitions on the SDA
line must occur during the low period of SCL and remain
stable during the high period of SCL as shown in Figure 11.
4. When all data bits have been read or written, a STOP condi-
tion is established by the master. A STOP condition is defined
as a low-to-high transition on the SDA line while SCL is high.
In the Write mode, the master will pull the SDA line high
during the tenth clock pulse to establish a STOP condition,
Figures 10a and 10b. In the Read mode, the master will issue
a No Acknowledge for the ninth clock pulse, i.e., the SDA
line remains high. The master will then bring the SDA line
low before the tenth clock pulse which goes high to establish a
STOP condition. See Figure 11.
A repeated Write function gives the user flexibility to update the
RDAC output a number of times, except after permanent pro-
gramming, after addressing and instructing the part only once.
During the Write cycle, each data byte will update the RDAC
output. For example, after the RDAC has acknowledged its Slave
Address and Instruction bytes, the RDAC output will update after
these two bytes. If another byte is written to the RDAC while it is
still addressed to a specific slave device with the same instruction,
this byte will update the output of the selected slave device. If dif-
ferent instructions are needed, the Write mode has to be started
with a new Slave Address, Instruction, and Data bytes again.
Similarly, a repeated Read function of the RDAC is also allowed.
REV. 0
相关PDF资料
PDF描述
AD5273BRJ10-REEL7 64-Position OTP Digital Potentiometer
AD5273BRJ100-REEL7 64-Position OTP Digital Potentiometer
AD5273BRJ50-REEL7 64-Position OTP Digital Potentiometer
AD5273EVAL 64-Position OTP Digital Potentiometer
AD5282BRU50 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23
相关代理商/技术参数
参数描述
AD5273BRJ50-R2 功能描述:IC DGTL POT 50K 64POS SOT23-8 RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:2,500 系列:XDCP™ 接片:256 电阻(欧姆):100k 电路数:1 温度系数:标准值 ±300 ppm/°C 存储器类型:非易失 接口:I²C(设备位址) 电源电压:2.7 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-TSSOP(0.173",4.40mm 宽) 供应商设备封装:14-TSSOP 包装:带卷 (TR)
AD5273BRJ50-REEL7 制造商:AD 制造商全称:Analog Devices 功能描述:64-Position OTP Digital Potentiometer
AD5273BRJZ100-R2 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD5273BRJZ100-R7 功能描述:IC POT DGTL 1K 64POS SOT23 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,300 系列:WiperLock™ 接片:257 电阻(欧姆):100k 电路数:1 温度系数:标准值 150 ppm/°C 存储器类型:易失 接口:3 线 SPI(芯片选择) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-VDFN 裸露焊盘 供应商设备封装:8-DFN-EP(3x3) 包装:带卷 (TR)
AD5273BRJZ10-R2 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: