- 您现在的位置：买卖IC网 > PDF目录9166 > AD5273BRJ100-R2 (Analog Devices Inc)IC DGTL POT 100K 64POS SOT23-8 PDF资料下载
参数资料
| 型号： | AD5273BRJ100-R2 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/24页 |
| 文件大小： | 0K |
| 描述： | IC DGTL POT 100K 64POS SOT23-8 |
| 标准包装： | 1 |
| 接片： | 64 |
| 电阻（欧姆）： | 100k |
| 电路数： | 1 |
| 温度系数： | 标准值 300 ppm/°C |
| 存储器类型： | 非易失 |
| 接口： | I²C（设备位址） |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | SOT-23-8 |
| 供应商设备封装： | SOT-23-8 |
| 包装： | 剪切带 (CT) |
| 配用： | AD5273EVAL-ND - BOARD EVAL FOR AD5273 |
| 其它名称： | AD5273BRJ100-R2CT |
AD5273
Rev. H | Page 20 of 24
Depending on the op amp GBP, reducing the feedback resistor
may extend the zero’s frequency far enough to overcome the
problem. A better approach is to include a compensation
capacitor, C2, to cancel the effect caused by C1. Optimum
compensation occurs when R1 × C1 = R2 × C2, but this is not
an option because of the variation of R2. As a result, users can
use the relationship described and scale C2 as if R2 were at its
maximum value. However, doing so may overcompensate by
slowing down the settling time when R2 is set to low values. To
avoid this problem, C2 should be found empirically for a given
application. In general, setting C2 in the range of a few picofarads
to no more than a few tenths of a picofarad is usually adequate
for compensation.
There is also a Terminal W capacitance connected to the output
(not shown); its effect on stability is less significant; therefore,
compensation is not necessary unless the op amp is driving a
large capacitive load.
PROGRAMMABLE LOW-PASS FILTER
In ADC applications, it is common to include an antialiasing
filter to band-limit the sampling signal. To minimize various
system redesigns, users can use two 1 kΩ AD5273s to construct
a generic second-order Sallen-Key low-pass filter. Because the
AD5273 is a single-supply device, the input must be dc offset
when an ac signal is applied to avoid clipping at ground. This is
illustrated in Figure 50. The design equations are
2
O
I
O
S
Q
S
V
ω
+
ω
+
ω
=
(6)
1R2C1C2
R
O
1
=
ω
(7)
R2C2
R1C1
Q
1
+
=
(8)
Users can first select some convenient values for the capacitors.
To achieve maximally flat bandwidth where Q = 0.707, let C1 be
twice the size of C2 and let R1 = R2. As a result, R1 and R2 can
be adjusted to the same setting to achieve the desired bandwidth.
VO
AD8601
+2.5V
U1
–2.5V
V+
V–
C1
C
R1
R2
A
B
W
A
B
W C2
C
ADJUSTED TO
SAME SETTINGS
VI
03224-050
Figure 50. Sallen Key Low-Pass Filter
LEVEL SHIFT FOR DIFFERENT VOLTAGES
OPERATION
If the SCL and SDA signals come from a low voltage logic
controller and are below the minimum VIH level (0.7 × VDD),
level-shift the signals for successful read/write communication
between the AD5273 and the controller. Figure 51 shows one of
the implementations. For example, when SDA1 is 2.5 V, M1
turns off, and SDA2 becomes 5 V. When SDA1 is 0 V, M1 turns
on, and SDA2 approaches 0 V. As a result, proper level-shifting
is established. M1 and M2 should be low threshold N-Channel
power MOSFETs, such as FDV301N.
2.5V
CONTROLLER
2.7V–5.5V
AD5273
Rp
VDD1 = 2.5V
VDD2 = 5V
G
S
D
M1
S
D
M2
SDA1
SCL1
SDA2
SCL2
03
22
4-
0
51
Figure 51. Level Shift for Different Voltages Operation
RDAC CIRCUIT SIMULATION MODEL
The internal parasitic capacitances and the external capacitive
loads dominate the ac characteristics of the digital potentio-
meters. Configured as a potentiometer divider, the 3 dB
bandwidth of the AD5273 (1 kΩ resistor) measures 6 MHz at
plot characteristics of the four available resistor versions: 1 kΩ,
10 kΩ, 50 kΩ, and 100 kΩ. Figure 52 shows a parasitic simula-
tion model. The code following Figure 52 provides a macro
model net list for the 1 kΩ device.
55pF
CA
25pF
CB
25pF
AB
1k
Ω
W
CW
03224-055
Figure 52. Circuit Simulation Model for RDAC = 1 kΩ
Macro Model Net List for RDAC
.PARAM D = 63, RDAC = 1E3
*
.SUBCKT DPOT (A,W,B)
*
CA A 0 25E-12
RWA A W {(1-D/63)*RDAC+60}
CW W 0 55E-12
RWB W B {D/63*RDAC+60}
CB B 0 25E-12
*
.ENDS DPOT
相关PDF资料 |
PDF描述 |
|---|---|
| 7WBD3306BMX1TCG | IC BUS SWITCH DUAL 1X1 8LLGA |
| LMK04031BISQE/NOPB | IC CLOCK CONDITIONER W/PLL 48LLP |
| AD5273BRJ50-R2 | IC DGTL POT 50K 64POS SOT23-8 |
| AD8400AR1 | IC DGTL POT 8BIT 1K 1CH 8-SOIC |
| M83723/84R16246 | CONN RCPT 24POS JAM NUT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5273BRJ100-REEL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD5273BRJ10-R2 | 功能描述:IC DGTL POT 10K 64POS SOT23-8 RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:2,500 系列:XDCP™ 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 ±300 ppm/°C 存储器类型:非易失 接口:I²C（设备位址） 电源电压:2.7 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:带卷 (TR) |
| AD5273BRJ10-REEL7 | 制造商:Analog Devices 功能描述:Digital Potentiometer 64POS 10KOhm Single 8-Pin SOT-23 T/R |
| AD5273BRJ1-R2 | 功能描述:IC DGTL POT 1K 64POS SOT23-8 RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:2,500 系列:XDCP™ 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 ±300 ppm/°C 存储器类型:非易失 接口:I²C（设备位址） 电源电压:2.7 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:带卷 (TR) |
| AD5273BRJ1-REEL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。