- 您现在的位置：买卖IC网 > PDF目录9283 > AD5293BRUZ-20-RL7 (Analog Devices Inc)IC DGTL POT 1024POS 20K 14TSSOP PDF资料下载
参数资料
| 型号： | AD5293BRUZ-20-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/24页 |
| 文件大小： | 0K |
| 描述： | IC DGTL POT 1024POS 20K 14TSSOP |
| 标准包装： | 1,000 |
| 接片： | 1024 |
| 电阻（欧姆）： | 20k |
| 电路数： | 1 |
| 温度系数： | 标准值 35 ppm/°C |
| 存储器类型： | 易失 |
| 接口： | 4 线串行 |
| 电源电压： | 9 V ~ 33 V，±9 V ~ 16.5 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 14-TSSOP |
| 包装： | 带卷 (TR) |
AD5293
Rev. D | Page 10 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
RESET
VSS
A
W
RDY
SYNC
VLOGIC
SCLK
B
VDD
EXT_CAP
1
2
3
4
5
6
7
DIN
GND
14
13
12
11
10
9
8
AD5293
TOP VIEW
Not to Scale
SDO
0
76
75-
0
05
Figure 5. Pin Configuration
Table 8. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
RESET
Hardware Reset Pin. Sets the RDAC register to midscale. RESET is activated at the logic high transition. Tie RESET to
VLOGIC if not used.
2
VSS
Negative Supply. Connect to 0 V for single-supply applications. This pin should be decoupled with 0.1 μF ceramic
capacitors and 10 μF capacitors.
3
A
Terminal A of RDAC. VSS ≤ VA ≤ VDD.
4
W
Wiper Terminal W of RDAC. VSS ≤ VW ≤ VDD.
5
B
Terminal B of RDAC. VSS ≤ VB ≤ VDD.
6
VDD
Positive Power Supply. This pin should be decoupled with 0.1 μF ceramic capacitors and 10 μF capacitors.
7
EXT_CAP
Connect a 1 μF capacitor to EXT_CAP. This capacitor must have a voltage rating of ≥7 V.
8
VLOGIC
Logic Power Supply, 2.7 V to 5.5 V. This pin should be decoupled with 0.1 μF ceramic capacitors and 10 μF capacitors.
9
GND
Ground Pin, Logic Ground Reference.
10
DIN
Serial Data Input. This part has a 16-bit shift register. Data is clocked into the register on the falling edge of the
serial clock input.
11
SCLK
Serial Clock Input. Data is clocked into the shift register on the falling edge of the serial clock input. Data can be
transferred at rates up to 50 MHz.
12
SYNC
Falling Edge Synchronization Signal. This is the frame synchronization signal for the input data. When SYNC goes
low, it enables the shift register, and data is transferred in on the falling edges of the following clocks. The selected
register is updated on the rising edge of SYNC, following the 16th clock cycle. If SYNC is taken high before the
16th clock cycle, the rising edge of SYNC acts as an interrupt, and the write sequence is ignored by the DAC.
13
SDO
Serial Data Output. This open-drain output requires an external pull-up resistor. SDO can be used to clock data
from the serial register in daisy-chain mode or in readback mode.
14
RDY
Ready Pin. This active-high, open-drain output identifies the completion of a write or read operation to or from
the RDAC register.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-271-MX-B1 | CONVERTER MOD DC/DC 12V 75W |
| DS1100U-45/T&R | IC DELAY LINE 5TAP 45NS 8-USOP |
| VE-J3T-MZ | CONVERTER MOD DC/DC 6.5V 25W |
| AD5232BRU10-REEL7 | IC DGTL POT DUAL 256POS 16-TSSOP |
| DS1100LZ-175+ | IC DELAY LINE 5TAP 175NS 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5293BRUZ-50 | 功能描述:IC DGTL POT 1024POS 50K 14TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 35 ppm/°C 存储器类型:非易失 接口:3 线串口 电源电压:2.7 V ~ 5.25 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN-EP（3x3） 包装:剪切带 (CT) 产品目录页面:1399 (CN2011-ZH PDF) 其它名称:MAX5423ETA+TCT |
| AD5293BRUZ-50-RL7 | 功能描述:IC DGTL POT 1024POS 50K 14TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD-52PL-711A/E | 制造商:ICE TECHNOLOGY 功能描述:IC SPECIFIC ADAPTER, 52-PLCC TO 40-DIP, Convert From:52-PLCC, Convert To:40-DIP, |
| AD52YBD | 制造商:n/a 功能描述:_ |
| AD53/009-9 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。