参数资料
型号: AD5301BRTZ-REEL7
厂商: Analog Devices Inc
文件页数: 5/24页
文件大小: 0K
描述: IC DAC 8BIT 2WIRE I2C SOT23-6
产品培训模块: Data Converter Fundamentals
DAC Architectures
标准包装: 3,000
设置时间: 6µs
位数: 8
数据接口: I²C,串行
转换器数目: 1
电压电源: 单电源
功率耗散(最大): 1.4mW
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: SOT-23-6
供应商设备封装: SOT-23-6
包装: 带卷 (TR)
输出数目和类型: 1 电压,单极;1 电压,双极
采样率(每秒): 167k
AD5301/AD5311/AD5321
Rev. B | Page 13 of 24
THEORY OF OPERATION
The AD5301/AD5311/AD5321 are single resistor-string DACs
fabricated on a CMOS process with resolutions of 8/10/12 bits,
respectively. Data is written via a 2-wire serial interface. The
devices operate from single supplies of 2.5 V to 5.5 V and the
output buffer amplifiers provide rail-to-rail output swing with
a slew rate of 0.7 V/μs. The power supply (VDD) acts as the
reference to the DAC. The AD5301/AD5311/AD5321 have
three programmable power-down modes, in which the DAC
can be turned off completely with a high impedance output,
or the output can be pulled low by an on-chip resistor (see the
DIGITAL-TO-ANALOG
The architecture of the DAC channel consists of a resistor string
DAC followed by an output buffer amplifier. The voltage at the
VDD pin provides the reference voltage for the DAC. Figure 24
shows a block diagram of the DAC architecture. Since the input
coding to the DAC is straight binary, the ideal output voltage is
given by
N
DD
OUT
D
V
2
×
=
where:
N = DAC resolution
D = decimal equivalent of the binary code that is loaded to the
DAC register:
0–255 for AD5301 (8 bits)
0–1023 for AD5311 (10 bits)
0–4095 for AD5321 (12 bits)
DAC
REGISTER
RESISTOR
STRING
OUTPUT BUFFER
AMPLIFIER
REF(+)
REF(–)
GND
VDD
VOUT
00
92
7-
02
4
Figure 24. DAC Channel Architecture
RESISTOR STRING
The resistor string section is shown in Figure 25. It is simply
a string of resistors, each with a value of R. The digital code
loaded to the DAC register determines at what node on the
string the voltage is tapped off to be fed into the output ampli-
fier. The voltage is tapped off by closing one of the switches
connecting the string to the amplifier. Because it is a string
of resistors, it is guaranteed monotonic over all codes.
R
TO OUTPUT
AMPLIFIER
009
27
-02
5
Figure 25. Resistor String
OUTPUT AMPLIFIER
The output buffer amplifier is capable of generating output volt-
ages to within 1 mV from either rail, which gives an output range
of 0.001 V to VDD 0.001 V. It is capable of driving a load of
2 kΩ to GND and VDD, in parallel with 500 pF to GND. The
source and sink capabilities of the output amplifier can be seen
The slew rate is 0.7 V/μs with a half-scale settling time to
±0.5 LSB (at 8 bits) of 6 μs with the output unloaded.
POWER-ON RESET
The AD5301/AD5311/AD5321 are provided with a power-on
reset function, ensuring that they power up in a defined state.
The DAC register is filled with zeros and remains so until a
valid write sequence is made to the device. This is particularly
useful in applications where it is important to know the state
of the DAC output while the device is powering up.
相关PDF资料
PDF描述
VI-BWH-MX CONVERTER MOD DC/DC 52V 75W
VI-BWF-MX CONVERTER MOD DC/DC 72V 75W
VI-BW3-MX CONVERTER MOD DC/DC 24V 75W
VE-2TM-MW-F3 CONVERTER MOD DC/DC 10V 100W
VI-BW2-MX CONVERTER MOD DC/DC 15V 75W
相关代理商/技术参数
参数描述
AD5301BRTZ-REEL71 制造商:AD 制造商全称:Analog Devices 功能描述:2.5 V to 5.5 V, 120 ??A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
AD5302 制造商:AD 制造商全称:Analog Devices 功能描述:2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
AD5302_11 制造商:AD 制造商全称:Analog Devices 功能描述:2.5 V to 5.5 V, 230 ??A, Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs
AD53020 制造商:AD 制造商全称:Analog Devices 功能描述:Four Channel ECL Delay Line
AD53020JP 制造商:Analog Devices 功能描述: