参数资料
型号: AD5321BRMZ-REEL
厂商: Analog Devices Inc
文件页数: 20/24页
文件大小: 0K
描述: IC DAC 12BIT 2WIRE I2C 8-MSOP
产品培训模块: Data Converter Fundamentals
DAC Architectures
标准包装: 3,000
设置时间: 8µs
位数: 12
数据接口: I²C,串行
转换器数目: 1
电压电源: 单电源
功率耗散(最大): 1.4mW
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 8-TSSOP,8-MSOP(0.118",3.00mm 宽)
供应商设备封装: 8-MSOP
包装: 带卷 (TR)
输出数目和类型: 1 电压,单极;1 电压,双极
采样率(每秒): 125k
AD5301/AD5311/AD5321
Rev. B | Page 5 of 24
AC CHARACTERISTICS1
VDD = 2.5 V to 5.5 V; RL = 2 kΩ to GND; CL = 200 pF to GND; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
B Version2
Parameter3
Min
Typ
Max
Unit
Conditions/Comments
Output Voltage Settling Time
VDD = 5 V
AD5301
6
8
μs
1/4 scale to 3/4 scale change (0x40 to 0xC0)
AD5311
7
9
μs
1/4 scale to 3/4 scale change (0x100 to 0x300)
AD5321
8
10
μs
1/4 scale to 3/4 scale change (0x400 to 0xC00)
Slew Rate
0.7
V/μs
Major-Code Change Glitch Impulse
12
nV-s
1 LSB change around major carry
Digital Feedthrough
0.3
nV-s
1 See the Terminology section.
2 Temperature range for the B Version is as follows: –40°C to +105°C.
3 Guaranteed by design and characterization, not production tested.
TIMING CHARACTERISTICS1
VDD = 2.5 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Limit at TMIN, TMAX
Parameter2
(B Version)
Unit
Conditions/Comments
fSCL
400
kHz max
SCL clock frequency
t1
2.5
μs min
SCL cycle time
t2
0.6
μs min
tHIGH, SCL high time
t3
1.3
μs min
tLOW, SCL low time
t4
0.6
μs min
tHD,STA, start/repeated start condition hold time
t5
100
ns min
tSU,DAT, data setup time
t63
0.9
μs max
tHD,DAT, data hold time
0
μs min
t7
0.6
μs min
tSU,STA, setup time for repeated start
t8
0.6
μs min
tSU,STO, stop condition setup time
t9
1.3
μs min
tBUF, bus free time between a stop condition and a start condition
t10
300
ns max
tR, rise time of both SCL and SDA when receiving4
0
ns min
May be CMOS driven
t11
250
ns max
tF, fall time of SDA when receiving4
300
ns max
tF, fall time of both SCL and SDA when transmitting4
20 + 0.1Cb5
ns min
Cb
400
pF max
Capacitive load for each bus line
1 See Figure 2.
2 Guaranteed by design and characterization, not production tested.
3 A master device must provide a hold time of at least 300 ns for the SDA signal (refer to the VIH MIN of the SCL signal) in order to bridge the undefined region of SCL’s
falling edge.
4 tR and tF measured between 0.3 VDD and 0.7 VDD.
5 Cb is the total capacitance of one bus line in picofarads.
START
CONDITION
REPEATED
START
CONDITION
STOP
CONDITION
SDA
SCL
t9
t3
t10
t4
t6
t5
t2
t11
t7
t4
t1
t8
00
92
7-
00
2
Figure 2. 2-Wire Serial Interface Timing Diagram
相关PDF资料
PDF描述
AD5304BRMZ-REEL IC DAC 8BIT QUAD VOUT 10-MSOP TR
VE-J3B-MY CONVERTER MOD DC/DC 95V 50W
VE-J34-MY CONVERTER MOD DC/DC 48V 50W
VE-B31-MV-F1 CONVERTER MOD DC/DC 12V 150W
VE-B30-MV-F3 CONVERTER MOD DC/DC 5V 150W
相关代理商/技术参数
参数描述
AD5321BRMZ-REEL1 制造商:AD 制造商全称:Analog Devices 功能描述:2.5 V to 5.5 V, 120 ??A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
AD5321BRMZ-REEL7 功能描述:IC DAC 12BIT 2WIRE I2C 8-MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色产品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 标准包装:91 系列:- 设置时间:4µs 位数:10 数据接口:MICROWIRE?,串行,SPI? 转换器数目:8 电压电源:单电源 功率耗散(最大):2.7mW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-DFN-EP(4x3) 包装:管件 输出数目和类型:8 电压,单极 采样率(每秒):*
AD5321BRMZ-REEL71 制造商:AD 制造商全称:Analog Devices 功能描述:2.5 V to 5.5 V, 120 ??A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
AD5321BRT 制造商:AD 制造商全称:Analog Devices 功能描述:+2.5 V to +5.5 V, 120 uA, 2-Wire Interface, Voltage Output 8-/10-/12-Bit DACs
AD5321BRT-500RL7 制造商:Analog Devices 功能描述:DAC 1-CH Resistor-String 12-bit 6-Pin SOT-23 T/R