参数资料
型号: AD5370BSTZ-REEL
厂商: Analog Devices Inc
文件页数: 8/29页
文件大小: 0K
描述: IC DAC 16BIT 40CH SERIAL 64-LQFP
产品培训模块: Data Converter Fundamentals
DAC Architectures
设计资源: 40 Channels of Programmable Output Span Using AD5371 (CN0149)
标准包装: 1,500
设置时间: 20µs
位数: 16
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 40
电压电源: 双 ±
功率耗散(最大): 610mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-LQFP
供应商设备封装: 64-LQFP(10x10)
包装: 带卷 (TR)
输出数目和类型: 40 电压,单极;40 电压,双极
AD5370
Rev. 0 | Page 15 of 28
THEORY OF OPERATION
DAC ARCHITECTURE
The AD5370 contains 40 DAC channels and 40 output amplifiers
in a single package. The architecture of a single DAC channel
consists of a 16-bit resistor-string DAC followed by an output
buffer amplifier. The resistor-string section is simply a string of
resistors, of equal value, from VREF to AGND. This type of
architecture guarantees DAC monotonicity. The 16-bit binary
digital code loaded to the DAC register determines at which
node on the string the voltage is tapped off before being fed into
the output amplifier. The output amplifier multiplies the DAC
output voltage by 4. The nominal output span is 12 V with a 3 V
reference and 20 V with a 5 V reference.
CHANNEL GROUPS
The 40 DAC channels of the AD5370 are arranged into five
groups of eight channels. The eight DACs of Group 0 derive
their reference voltage from VREF0. Group 1 to Group 4 derive
their reference voltage from VREF1. Each group has its own
signal ground pin.
Table 7. AD5370 Registers
Register
Name
Word
Length
(Bits)
Default
Value
Description
X1A
16
0x1555
Input Data Register A. One for each DAC channel.
X1B
16
0x1555
Input Data Register B. One for each DAC channel.
M
16
0x3FFF
Gain trim register. One for each DAC channel.
C
16
0x2000
Offset trim register. One for each DAC channel.
X2A
16
Not user
accessible
Output Data Register A. One for each DAC channel. These registers store the final calibrated DAC
data after gain and offset trimming. They are not readable or directly writable.
X2B
16
Not user
accessible
Output Data Register B. One for each DAC channel. These registers store the final calibrated DAC
data after gain and offset trimming. They are not readable or directly writable.
DAC
Not user
accessible
Data registers from which the DAC channels take their final input data. The DAC registers are
updated from the X2A or X2B register. They are not readable or directly writable.
OFS0
14
0x1555
Offset DAC 0 data register. Sets the offset for Group 0.
OFS1
14
0x1555
Offset DAC 1 data register. Sets the offset for Group 1 to Group 4.
Control
3
0x00
Bit 2 = A/B.
0 = global selection of X1A input data registers.
1 = X1B registers.
Bit 1 = enable temperature shutdown.
0 = disable temperature shutdown.
1 = enable.
Bit 0 = soft power-down.
0 = soft power-up.
1 = soft power-down.
A/B Select 0
8
0x00
Each bit in this register determines if a DAC channel in Group 0 takes its data from Register X2A or X2B.
0 = X2A.
1 = X2B.
A/B Select 1
8
0x00
Each bit in this register determines if a DAC channel in Group 1 takes its data from Register X2A or X2B.
0 = X2A.
1 = X2B.
A/B Select 2
8
0x00
Each bit in this register determines if a DAC channel in Group 2 takes its data from Register X2A or X2B.
0 = X2A.
1 = X2B.
A/B Select 3
8
0x00
Each bit in this register determines if a DAC channel in Group 3 takes its data from Register X2A or X2B.
0 = X2A.
1 = X2B.
A/B Select 4
8
0x00
Each bit in this register determines if a DAC channel in Group 4 takes its data from Register X2A or X2B.
0 = X2A.
1 = X2B.
相关PDF资料
PDF描述
AD5370BCPZ-REEL7 IC DAC 16BIT 40CH SERIAL 64LFCSP
VE-J5P-MW-S CONVERTER MOD DC/DC 13.8V 100W
AD75004KPZ IC DAC 12BIT QUAD W/BUFF 28-PLCC
AD7228LPZ IC DAC 8BIT OCTAL W/AMP 28-PLCC
AD7228KP IC DAC 8BIT OCTAL W/AMP 28-PLCC
相关代理商/技术参数
参数描述
AD5370BSTZ-U2 制造商:Analog Devices 功能描述:40-CH 16-BIT SERIAL BIPOLAR DAC I.C. - Bulk
AD5371 制造商:AD 制造商全称:Analog Devices 功能描述:40-Channel, 14-Bit Serial Input, Voltage-Output DAC
AD5371BBCZ 功能描述:IC DAC 14BIT 40CH SER 100-CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*
AD5371BBCZ-REEL 功能描述:IC DAC 14BIT 40CH SER 100-CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*
AD5371BSTZ 功能描述:IC DAC 14BIT 40CH SER 80-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*