参数资料
| 型号： | AD5378ABC |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/29页 |
| 文件大小： | 0K |
| 描述： | IC DAC 14BIT 32CHAN 108CSPBGA |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1 |
| 设置时间： | 20µs |
| 位数： | 14 |
| 数据接口： | 串行，并联 |
| 转换器数目： | 32 |
| 电压电源： | 模拟和数字，双 ± |
| 功率耗散（最大）： | 850mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 108-BGA，CSPBGA |
| 供应商设备封装： | 108-CSPBGA（13x13） |
| 包装： | 托盘 |
| 输出数目和类型： | 32 电压，双极 |
| 采样率（每秒）： | 50k |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
AD5378
Rev. A | Page 20 of 28
CALIBRATION
The user can perform a system calibration by overwriting the
default values in the m and c registers for any individual DAC
channel as follows:
1.
Calculate the nominal offset and gain coefficients for the
new output range (see the revious example).
2.
Calculate the new m and c values for each channel based
on the specified offset and gain errors.
Calibration Example
Nominal Offset Coefficient = 0
Nominal Gain Coefficient = 10/10.5 × 8191 = 0.95238 × 8191
= 7801
Example 1: Channel 0, Gain Error = 3%,
Offset Error = 100 mV
1.
Gain Error (3%) Calibration: 7801 × 1.03 = 8035
=> Load Code 1 1111 0110 0011 to m Register 0
2.
Offset Error (100 mV) Calibration:
LSB Size = 10.5 / 16384 = 641 μV;
Offset Coefficient for 100 mV Offset = 100 / 0.64 = 156 LSBs
=> Load 10 0000 1001 1100 to c Register 0
Example 2: Channel 1, Gain Error = 3%,
Offset Error = 100 mV
1.
Gain Error (3%) Calibration: 7801 × 0.97 = 7567
=> Load Code 1 1110 1000 1111 to m Register 1
2.
Offset Error (100 mV) Calibration:
LSB Size = 10.5 / 16384 = 641 μV;
Offset Coefficient for 100 mV Offset = 100 / 0.64 =
156 LSBs
=> Load 01 1111 0110 0100 to c Register 1
CLEAR FUNCTION
The clear function on the AD5378 can be implemented in
hardware or software.
Hardware Clear
Bringing the CLR pin low switches the outputs, VOUT0 to
VOUT31, to the externally set potential on the REFGND pin.
This is achieved by switching in REFGND and reconfiguring
the output amplifier stages into unity gain buffer mode, thus
ensuring that VOUT is equal to REFGND. The contents of the
input registers and DAC registers are not affected by taking
CLR low. When CLR is brought high, the DAC outputs remain
cleared until LDAC is taken low. While CLR is low, the value of
LDAC is ignored.
Software Clear
Loading a clear code to the x1 registers also enables the user to
set VOUT0 to VOUT31 to the REFGND level. The default clear
code corresponds to m at full scale and c at midscale (x2 = x1).
Default Clear Code
= 214 × (Output Offset)/(Output Range)
= 214 × 2.5 × (AGND VREF())/(3.5 × (VREF(+) AGND))
The more general expression for the clear code is as follows:
Clear Code = (214)/(m + 1) × (Default Clear Code c)
BUSY AND LDAC FUNCTIONS
The value of x2 is calculated each time the user writes new data
to the corresponding x1, c, or m registers. During the calcula-
tion of x2, the BUSY output goes low. While BUSY is low, the
user can continue writing new data to the x1, m, or c registers,
but no DAC output updates can take place. The DAC outputs
are updated by taking the LDAC input low. If LDAC goes low
while BUSY is active, the LDAC event is stored and the DAC
outputs update immediately after BUSY goes high. A user can
also hold the LDAC input permanently low. In this case, the
DAC outputs update immediately after BUSY goes high.
Table 11. BUSY Pulse Width
Action
BUSY Pulse Width (ns max)
FIFO
Enabled
FIFO
Disabled
Loading x1, c, or m to 1 channel
530
330
Loading x1, c, or m to 2 channels
700
500
Loading x1, c, or m to 3 channels
900
700
Loading x1, c, or m to 4 channels
1050
850
Loading x1, c, or m to all 32
channels
5500
5300
The value of x2 for a single channel or group of channels is
recalculated each time there is a write to any x1 register(s), c
register(s), or m register(s). During the calculation of x2, BUSY
goes low. The duration of this BUSY pulse depends on the
number of channels being updated. For example, if x1, c, or m
data is written to one DAC channel, BUSY goes low for 550 ns
(max). However, if data is written to two DAC channels, BUSY
goes low for 700 ns (max). There are approximately 200 ns of
overhead due to FIFO access. See Table 11.
The AD5378 contains an additional feature whereby a DAC
register is not updated unless its x2 register is written to since
the last time LDAC was brought low. Normally, when LDAC is
brought low, the DAC registers are filled with the contents of
the x2 registers. However, the AD5378 updates the DAC register
only if the x2 data changes, thereby removing unnecessary
digital crosstalk.
相关PDF资料 |
PDF描述 |
|---|---|
| AD5379ABC | IC DAC 14BIT 40CH 108-CSPBGA |
| AD5380BSTZ-3 | IC DAC 14BIT 40CHAN 3V 100LQFP |
| AD5381BSTZ-5 | IC DAC 12BIT 40CH 5V 100-LQFP |
| AD5382BSTZ-3 | IC DAC 14BIT 32CHAN 3V 100LQFP |
| AD5390BCPZ-5 | IC DAC 14BIT 16CHAN 5V 64LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5378ABCZ | 功能描述:IC DAC 14BIT 32CHAN 108CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5378ABCZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:32-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage Output DAC |
| AD5379 | 制造商:AD 制造商全称:Analog Devices 功能描述:40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC |
| AD5379ABC | 功能描述:IC DAC 14BIT 40CH 108-CSPBGA RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD5379ABCZ | 功能描述:IC DAC 14BIT 40CHAN 108CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
发布紧急采购，3分钟左右您将得到回复。