- 您现在的位置：买卖IC网 > PDF目录373878 > AD5382BST-3 (ANALOG DEVICES INC) 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC PDF资料下载
参数资料
| 型号： | AD5382BST-3 |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | DAC |
| 英文描述： | 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 8 us SETTLING TIME, 14-BIT DAC, PQFP100 |
| 封装： | 14 X 14 MM, MS-026BED, LQFP-100 |
| 文件页数： | 15/40页 |
| 文件大小： | 616K |
| 代理商： | AD5382BST-3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD5382
Mnemonic
MON_INx
Rev. 0 | Page 15 of 40
Function
Monitor Input Pins. The AD5382 contains four monitor input pins that allow the user to connect input signals, within
the maximum ratings of the device, to these pins for monitoring purposes. Any of the signals applied to the MON_IN
pins along with the 32 output channels can be switched to the MON_OUT pin via software. For example, an external
ADC can be used to monitor these signals.
Interface Select Input. This pin allows the user to select whether the serial or parallel interface will be used. If it is tied
high, the serial interface mode is selected and Pin 97 (SPI/I2C) is used to determine if the interface mode is SPI or I
2
C.
Parallel interface mode is selected when SER/PAR is low.
In parallel interface mode, this pin acts as the chip select input (level sensitive, active low). When low, the AD5382 is
selected.
In serial interface mode, this is the frame synchronization input signal for the serial clocks before the addressed
register is updated.
In I
2
C mode, this pin acts as a hardware address pin used in conjunction with AD1 to determine the software address
for the device on the I
2
C bus.
Multifunction Pin. In parallel interface mode, this pin acts as write enable. In serial interface mode, this pin acts as a
daisy-chain enable in SPI mode and as a hardware address pin in I
2
C mode.
Parallel Interface Write Input (edge sensitive). The rising edge of WR is used in conjunction with CS low and the
address bus inputs to write to the selected device registers.
Serial Interface. Daisy-chain select input (level sensitive, active high). When high, this signal is used in conjunction
with SER/PAR high to enable the SPI serial interface Daisy-Chain mode.
I
2
C Mode. This pin acts as a hardware address pin used in conjunction with AD0 to determine the software address
for this device on the I
2
C bus.
Parallel Data Bus. DB13 is the MSB and DB0 is the LSB of the input data-word on the AD5382.
Parallel Address Inputs. A4 to A0 are decoded to address one of the AD5382’s 40 input channels. Used in conjunction
with the REG1 and REG0 pins to determine the destination register for the input data.
In parallel interface mode, REG1 and REG0 are used in decoding the destination registers for the input data. REG1
and REG0 are decoded to address the input data register, offset register, or gain register for the selected channel and
are also used to decide the special function registers.
Serial Data Output in Serial Interface Mode. Three-stateable CMOS output. SDO can be used for daisy-chaining a
number of devices together. Data is clocked out on SDO on the rising edge of SCLK, and is valid on the falling edge
of SCLK.
In parallel interface mode, this pin acts as the A or B data register select when writing data to the AD5382’s data
registers with toggle mode selected (see the Toggle Mode Function section). In toggle mode, the LDAC is used to
switch the output between the data contained in the A and B data registers. All DAC channels contain two data
registers. In normal mode, Data Register A is the default for data transfers.
Digital CMOS Output. BUSY goes low during internal calculations of the data (x2) loaded to the DAC data register.
During this time, the user can continue writing new data to the x1, c, and m registers, but no further updates to the
DAC registers and DAC outputs can take place. If LDAC is taken low while BUSY is low, this event is stored. BUSY also
goes low during power-on reset, and when the RESET pin is low. During this time, the interface is disabled and any
events on LDAC are ignored. A CLR operation also brings BUSY low.
Load DAC Logic Input (Active Low). If LDAC is taken low while BUSY is inactive (high), the contents of the input
registers are transferred to the DAC registers and the DAC outputs are updated. If LDAC is taken low while BUSY is
active and internal calculations are taking place, the LDAC event is stored and the DAC registers are updated when
BUSY goes inactive. However any events on LDAC during power-on reset or on RESET are ignored.
Asynchronous Clear Input. The CLR input is falling edge sensitive. When CLR is activated, all channels are updated
with the data contained in the CLR code register. BUSY is low for a duration of 35 μs while all channels are being
updated with the CLR code.
Asynchronous Digital Reset Input (Falling Edge Sensitive). The function of this pin is equivalent to that of the power-
on reset generator. When this pin is taken low, the state machine initiates a reset sequence to digitally reset the x1,
m, c, and x2 registers to their default power-on values. This sequence takes 270 μs. The falling edge of RESET initiates
the RESET process and BUSY goes low for the duration, returning high when RESET is complete. While BUSY is low,
all interfaces are disabled and all LDAC pulses are ignored. When BUSY returns high, the part resumes normal
operation and the status of the RESET pin is ignored until the next falling edge is detected.
Power Down (Level Sensitive, Active High). PD is used to place the device in low power mode where the device
consumes 2 μA AIDD and 20 μA DIDD. In power-down mode, all internal analog circuitry is placed in low power
mode, and the analog output will be configured as a high impedance output or will provide a 100 k load to
ground, depending on how the power-down mode is configured. The serial interface remains active during power-
down.
SER/PAR
CS/(SYNC/AD0)
WR/(DCEN/ AD1)
DB13–DB0
A4–A0
REG1, REG0
SDO/(A/B)
BUSY
LDAC
CLR
RESET
PD
相关PDF资料 |
PDF描述 |
|---|---|
| AD5382BST-5 | 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC |
| AD5382BST-5-REEL | 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC |
| AD5383BST-3 | 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC |
| AD5383BST-5 | 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC |
| AD5383 | 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5382BST-3-REEL | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 14-bit 100-Pin LQFP T/R |
| AD5382BST-5 | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 14-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:32-CHN 5V SINGLE SUPPLY 14-BIT VOUT I.C. - Bulk |
| AD5382BST-5-REEL | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 14-bit 100-Pin LQFP T/R |
| AD5382BSTZ-3 | 功能描述:IC DAC 14BIT 32CHAN 3V 100LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD5382BSTZ-5 | 功能描述:IC DAC 14BIT 32CH 5V 100-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
发布紧急采购，3分钟左右您将得到回复。