参数资料
型号: AD5410AREZ
厂商: Analog Devices Inc
文件页数: 29/32页
文件大小: 0K
描述: IC DAC 12BIT 1CH SER 24TSSOP
产品培训模块: Data Converter Fundamentals
DAC Architectures
Weigh Scale Introduction
设计资源: Simplified 12-Bit, 4 mA-to-20 mA Output Solution Using AD5410 (CN0081)
标准包装: 62
设置时间: 40µs
位数: 12
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
电压电源: 模拟和数字
功率耗散(最大): 950mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 24-TSSOP(0.173",4.40mm)裸露焊盘
供应商设备封装: 24-TSSOP 裸露焊盘
包装: 管件
输出数目和类型: 1 电流,单极
采样率(每秒): *
产品目录页面: 782 (CN2011-ZH PDF)
AD5410/AD5420
Data Sheet
Rev. F | Page 6 of 32
AC PERFORMANCE CHARACTERISTICS
AVDD = 10.8 V to 26.4 V, GND = 0 V, REFIN = 5 V external; DVCC = 2.7 V to 5.5 V, RLOAD = 300 ; all specifications TMIN to TMAX, unless
otherwise noted.
Table 2.
Parameter1
Min
Typ
Max
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
Output Current Settling Time2
10
s
16 mA step, to 0.1% FSR
40
s
16 mA step, to 0.1% FSR, L = 1 mH
AC PSRR
75
dB
200 mV, 50 Hz/60 Hz sine wave superimposed on power supply voltage
1
Guaranteed by design and characterization; not production tested.
2
Digital slew rate control feature disabled and CAP1 = CAP2 = open circuit.
TIMING CHARACTERISTICS
AVDD = 10.8 V to 26.4 V, GND = 0 V, REFIN = 5 V external; DVCC = 2.7 V to 5.5 V, RLOAD = 300 ; all specifications TMIN to TMAX, unless
otherwise noted.
Table 3.
Parameter1, 2, 3
Limit at TMIN, TMAX
Unit
Description
WRITE MODE
t1
33
ns min
SCLK cycle time
t2
13
ns min
SCLK low time
t3
13
ns min
SCLK high time
t4
13
ns min
LATCH delay time
t5
40
ns min
LATCH high time
t5
5
s min
LATCH high time after a write to the control register
t6
5
ns min
Data setup time
t7
5
ns min
Data hold time
t8
40
ns min
LATCH low time
t9
20
ns min
CLEAR pulse width
t10
5
s max
CLEAR activation time
READBACK MODE
t11
90
ns min
SCLK cycle time
t12
40
ns min
SCLK low time
t13
40
ns min
SCLK high time
t14
13
ns min
LATCH delay time
t15
40
ns min
LATCH high time
t16
5
ns min
Data setup time
t17
5
ns min
Data hold time
t18
40
ns min
LATCH low time
t19
35
ns max
Serial output delay time (CL SDO = 50 pF)4
t20
35
ns max
LATCH rising edge to SDO tristate
DAISY-CHAIN MODE
t21
90
ns min
SCLK cycle time
t22
40
ns min
SCLK low time
t23
40
ns min
SCLK high time
t24
13
ns min
LATCH delay time
t25
40
ns min
LATCH high time
t26
5
ns min
Data setup time
t27
5
ns min
Data hold time
t28
40
ns min
LATCH low time
t29
35
ns max
Serial output delay time (CL SDO = 50 pF)4
1
Guaranteed by characterization but not production tested.
2
All input signals are specified with tR = tF = 5 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.
3
4
CLSDO = capacitive load on SDO output.
相关PDF资料
PDF描述
VI-BNN-MV-F1 CONVERTER MOD DC/DC 18.5V 150W
VI-BNM-MV-F4 CONVERTER MOD DC/DC 10V 150W
VI-J44-MZ-F4 CONVERTER MOD DC/DC 48V 25W
VI-BNM-MV-F3 CONVERTER MOD DC/DC 10V 150W
VI-J42-MZ-F1 CONVERTER MOD DC/DC 15V 25W
相关代理商/技术参数
参数描述
AD5410AREZ-REEL7 功能描述:IC DAC 12BIT 1CH SER 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色产品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 标准包装:91 系列:- 设置时间:4µs 位数:10 数据接口:MICROWIRE?,串行,SPI? 转换器数目:8 电压电源:单电源 功率耗散(最大):2.7mW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-DFN-EP(4x3) 包装:管件 输出数目和类型:8 电压,单极 采样率(每秒):*
AD5412 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power HART Modem
AD5412_09 制造商:AD 制造商全称:Analog Devices 功能描述:Single Channel, 12-/16-Bit, Serial Input, Current Source and Voltage Output DACs
AD5412ACPZ 制造商:Analog Devices 功能描述:DAC 1-CH Segment 12-bit 40-Pin LFCSP EP
AD5412ACPZ-REEL 功能描述:IC DAC 12BIT SER 40-LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色产品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 标准包装:91 系列:- 设置时间:4µs 位数:10 数据接口:MICROWIRE?,串行,SPI? 转换器数目:8 电压电源:单电源 功率耗散(最大):2.7mW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-DFN-EP(4x3) 包装:管件 输出数目和类型:8 电压,单极 采样率(每秒):*