参数资料
| 型号： | AD5439YRU |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/29页 |
| 文件大小： | 0K |
| 描述： | IC DAC DUAL 10BIT MULT 16-TSSOP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 96 |
| 设置时间： | 35ns |
| 位数： | 10 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 3.5µW |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 管件 |
| 输出数目和类型： | 4 电流，单极；4 电流，双极 |
| 采样率（每秒）： | 2.47M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
AD5429/AD5439/AD5449
Data Sheet
Rev. E | Page 20 of 28
SERIAL INTERFACE
The AD5429/AD5439/AD5449 have an easy-to-use, 3-wire
interface that is compatible with SPI, QSPI, MICROWIRE, and
most DSP interface standards. Data is written to the device in
16-bit words. Each 16-bit word consists of four control bits and
eight, 10, or 12 data bits, as shown in Figure 44 through Figure 46.
Low Power Serial Interface
To minimize the power consumption of the device, the interface
powers up fully only when the device is being written to, that is,
on the falling edge of SYNC. The SCLK and SDIN input buffers
are powered down on the rising edge of SYNC.
DAC Control Bit C3 to Control Bit C0
Control Bit C3 to Control Bit C0 allow control of various functions
of the DAC, as shown in Table 11. The default settings of the DAC
at power-on are such that data is clocked into the shift register
on falling clock edges and daisy-chain mode is enabled. The device
powers on with a zero-scale load to the DAC register and IOUT lines.
The DAC control bits allow the user to adjust certain features at
power-on. For example, daisy-chaining can be disabled if not in
use, an active clock edge can be changed to a rising edge, and DAC
output can be cleared to either zero scale or midscale. The user
can also initiate a readback of the DAC register contents for veri-
fication.
Control Register (Control Bits = 1101)
While maintaining software compatibility with single-channel
current output DACs (AD5426/AD5432/AD5443), these DACs
also feature additional interface functionality. Set the control bits
to 1101 to enter control register mode. Figure 47 shows the
contents of the control register, the functions of which are
described in the following sections.
SDO Control (SDO1 and SDO2)
The SDO bits enable the user to control the SDO output driver
strength, disable the SDO output, or configure it as an open-drain
driver. The strength of the SDO driver affects the timing of t12,
and, when stronger, allows a faster clock cycle.
Table 10. SDO Control Bits
SDO2
SDO1
Function Implemented
0
Full SDO driver
0
1
Weak SDO driver
1
0
SDO configured as open drain
1
Disable SDO output
Daisy-Chain Control (DSY)
DSY allows the enabling or disabling of daisy-chain mode.
A 1 enables daisy-chain mode; a 0 disables daisy-chain mode.
When disabled, a readback request is accepted; SDO is auto-
matically enabled; the DAC register contents of the relevant
DAC are clocked out on SDO; and, when complete, SDO is
disabled again.
Hardware CLR Bit (HCLR)
The default setting for the hardware CLR bit is to clear the registers
and DAC output to zero code. A 1 in the HCLR bit allows the
CLR pin to clear the DAC outputs to midscale, and a 0 clears to
zero scale.
Active Clock Edge (SCLK)
The default active clock edge is a falling edge. Write a 1 to this
bit to clock data in on the rising edge, or a 0 to clock it in on the
falling edge.
DATA BITS
CONTROL BITS
C3
C2
C1
C0
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
DB0 (LSB)
DB15 (MSB)
04464-
013
Figure 44. AD5429 8-Bit Input Shift Register Contents
DATA BITS
CONTROL BITS
C3
C2
C1
C0
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
DB0 (LSB)
DB15 (MSB)
04464-
014
Figure 45. AD5439 10-Bit Input Shift Register Contents
DATA BITS
CONTROL BITS
C3
C2
C1
C0
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DB0 (LSB)
DB15 (MSB)
04464-
015
Figure 46. AD5449 12-Bit Input Shift Register Contents
CONTROL BITS
1
0
1
SDO2
SDO1
DSY
HCLR
SCLK
X
DB0 (LSB)
DB15 (MSB)
04464-
016
Figure 47. Control Register Loading Sequence
相关PDF资料 |
PDF描述 |
|---|---|
| SY89834UMI | IC CLK BUF MUX TRNSLA 2:4 16-MLF |
| AD5060ARJZ-2REEL7 | IC DAC 16BIT SPI/SRL SOT23-8 |
| VI-J0V-MY | CONVERTER MOD DC/DC 5.8V 50W |
| VE-JTK-MX-B1 | CONVERTER MOD DC/DC 40V 75W |
| VI-J0T-MY | CONVERTER MOD DC/DC 6.5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5439YRU-REEL | 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 10-bit 16-Pin TSSOP T/R 制造商:Analog Devices 功能描述:DAC 2CH R-2R 10-BIT 16TSSOP - Tape and Reel |
| AD5439YRU-REEL7 | 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 10-bit 16-Pin TSSOP T/R 制造商:Analog Devices 功能描述:DAC 2CH R-2R 10-BIT 16TSSOP - Tape and Reel |
| AD5439YRUZ | 功能描述:IC DAC DUAL 10BIT MULT 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压，单极 采样率（每秒）:* 产品目录页面:1398 (CN2011-ZH PDF) |
| AD5439YRUZ-REEL | 功能描述:IC DAC DUAL 10BIT MULT 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色产品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 标准包装:91 系列:- 设置时间:4µs 位数:10 数据接口:MICROWIRE?，串行，SPI? 转换器数目:8 电压电源:单电源 功率耗散（最大）:2.7mW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-DFN-EP（4x3） 包装:管件 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD5439YRUZ-REEL7 | 功能描述:IC DAC DUAL 10BIT MULT 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色产品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 标准包装:91 系列:- 设置时间:4µs 位数:10 数据接口:MICROWIRE?，串行，SPI? 转换器数目:8 电压电源:单电源 功率耗散（最大）:2.7mW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-DFN-EP（4x3） 包装:管件 输出数目和类型:8 电压，单极 采样率（每秒）:* |
发布紧急采购，3分钟左右您将得到回复。