参数资料
型号: AD5530BRUZ-REEL
厂商: Analog Devices Inc
文件页数: 16/20页
文件大小: 0K
描述: IC DAC 12BIT SERIAL IN 16TSSOP
产品培训模块: Data Converter Fundamentals
DAC Architectures
标准包装: 2,500
设置时间: 20µs
位数: 12
数据接口: 串行
转换器数目: 1
电压电源: 模拟和数字
功率耗散(最大): 60mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 16-TSSOP
包装: 带卷 (TR)
输出数目和类型: 1 电压,双极
采样率(每秒): 50k
AD5530/AD5531
Rev. B | Page 5 of 20
AC PERFORMANCE CHARACTERISTICS
VDD = 10.8 V to 16.5 V, VSS = 10.8 V to 16.5 V; GND = 0 V; RL = 5 kΩ and CL = 220 pF to GND. All specifications TMIN to TMAX, unless
otherwise noted.
Table 3.
Parameter
B Version
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
Output Voltage Settling Time
20
μs typ
Full-scale change to ± LSB. DAC latch contents alternately
loaded with all 0s and all 1s.
Slew Rate
1.3
V/μs typ
Digital-to-Analog Glitch Impulse
120
nV-s typ
DAC latch alternately loaded with 0x0FFF and 0x1000. Not
dependent on load conditions.
Digital Feedthrough
0.5
nV-s typ
Effect of input bus activity on DAC output under test.
Output Noise Spectral Density @ 1 kHz
100
nV/√Hz typ
All 1s loaded to DAC.
STANDALONE TIMING CHARACTERISTICS
VDD = 10.8 V to 16.5 V, VSS = 10.8 V to 16.5 V; GND = 0 V; RL = 5 kΩ and CL = 220 pF to GND. All specifications TMIN to TMAX, unless
otherwise noted.
Table 4.
Parameter
Limit at TMIN, TMAX
Unit
Description
fMAX
7
MHz max
SCLK frequency
t1
140
ns min
SCLK cycle time
t2
60
ns min
SCLK low time
t3
60
ns min
SCLK high time
t4
50
ns min
SYNC to SCLK falling edge setup time
t5
40
ns min
SCLK falling edge to SYNC rising edge
t6
50
ns min
Min SYNC high time
t7
40
ns min
Data setup time
t8
15
ns min
Data hold time
t9
5
ns min
SYNC high to LDAC low
t10
50
ns min
LDAC pulse width
t11
5
ns min
LDAC high to SYNC low
t12
50
ns min
CLR pulse width
1 Guaranteed by design, not subject to production test.
2 Sample tested during initial release and after any redesign or process change that can affect this parameter. All input signals are measured with tR = tF = 5 ns (10% to
90% of VDD) and timed from a voltage level of (VIL + VIH)/2.
SCLK
SYNC
SDIN
MSB
DB15
DB14
DB11
DB0
LSB
t1
t3
t2
t5
t4
t6
t7
t8
t9
t10
t11
t12
LDAC1
CLR
1LDAC CAN BE TIED PERMANENTLY LOW, IF REQUIRED.
0
09
38
-0
02
Figure 2. Timing Diagram for Standalone Mode
相关PDF资料
PDF描述
AD5322BRMZ-REEL IC DAC 12BIT DUAL 10MSOP T/R
AD5667RBRMZ-2REEL7 IC DAC NANO 16BIT DUAL 10-MSOP
NB7V33MMNTXG IC CLOCK DIVIDER 1:1 10GHZ 16QFN
AD5667RBRMZ-1REEL7 IC DAC NANO 16BIT DUAL 10-MSOP
V375A15H400B3 CONVERTER MOD DC/DC 15V 400W
相关代理商/技术参数
参数描述
AD5530BRUZ-REEL1 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters
AD5530BRUZ-REEL7 功能描述:IC DAC 12BIT SERIAL IN 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色产品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 标准包装:91 系列:- 设置时间:4µs 位数:10 数据接口:MICROWIRE?,串行,SPI? 转换器数目:8 电压电源:单电源 功率耗散(最大):2.7mW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-DFN-EP(4x3) 包装:管件 输出数目和类型:8 电压,单极 采样率(每秒):*
AD5530BRUZ-REEL71 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters
AD5531 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit DACs
AD5531BRU 功能描述:IC DAC 14BIT SRL IN/VOUT 16TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k