- 您现在的位置：买卖IC网 > PDF目录8645 > AD5531BRUZ-REEL7 (Analog Devices Inc)IC DAC 14BIT SRL IN/VOUT 16TSSOP PDF资料下载
参数资料
| 型号： | AD5531BRUZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/20页 |
| 文件大小： | 0K |
| 描述： | IC DAC 14BIT SRL IN/VOUT 16TSSOP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1,000 |
| 设置时间： | 20µs |
| 位数： | 14 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 60mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 1 电压，双极 |
| 采样率（每秒）： | 50k |
AD5530/AD5531
Rev. B | Page 13 of 20
THEORY OF OPERATION
00
93
8-
02
0
SDO
LDAC
12-/14-BIT DAC
DAC REGISTER
SYNC REGISTER
16-BIT SHIFT
REGISTER
SYNC
SDIN
REFIN
14
OUTPUT
DAC ARCHITECTURE
The AD5530/AD5531 are pin-compatible 12- and 14-bit DACs.
The AD5530 consists of a straight 12-bit R-2R voltage mode
DAC, and the AD5531 consists of a 14-bit R-2R section. Using a
5 V reference connected to the REFIN pin and REFAGND tied
to 0 V, a bipolar ±10 V voltage output results. The DAC coding
is straight binary.
SERIAL INTERFACE
Serial data on the SDIN input is loaded to the input register
under the control of SCLK, SYNC
LDAC
, and
. A write
operation transfers a 16-bit word to the AD5530/AD5531.
Figure 20. Simplified Serial Interface
Figure 19 show the contents of the input shift register. Twelve or
14 bits of the serial word are data bits; the rest are don’t cares.
Data written to the part via SDIN is available on the SDO pin 16
clocks later if the readback function is not used. SDO data is
clocked out on the falling edge of the serial clock with some delay.
DB15 (MSB)
XX
D9
D10
D11
D8 D7 D6 D5 D4 D3 D2 D1 D0 X X
DB0 (LSB)
DATA BITS
00
93
8
-01
8
PD FUNCTION
Figure 18. AD5530 Input Shift Register Contents
PD
The
pin allows the user to place the device into power-down
mode. While in this mode, power consumption is at a minimum;
the device draws only 50 μA of current. The
XX
D11
D12
D13
D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
DB15 (MSB)
DB0 (LSB)
00
93
8-
01
9
DATA BITS
PD function does
not affect the contents of the DAC register.
Figure 19. AD5531 Input Shift Register Contents
READBACK FUNCTION
SYNC
The serial word is framed by the signal,
. After a high-to-
low transition on
The AD5530/AD5531 allows the data contained in the DAC
register to be read back if required. The pins involved are the
SYNC, data is latched into the input shift
register on the falling edges of SCLK. There are two ways the
DAC register and output can be updated. The LDAC signal is
examined on the falling edge of SYNC; depending on its status,
either a synchronous or asynchronous update is selected. If
LDAC is low, then the DAC register and output are updated on
the low-to-high transition of SYNC. Alternatively, if LDAC is
high upon sampling, the DAC register is not loaded with the
new data on a rising edge of SYNC. The contents of the DAC
register and the output voltage are updated by bringing LDAC
low any time after the 16-bit data transfer is complete. LDAC
can be tied permanently low if required. A simplified diagram
of the input loading circuitry is illustrated in Figure 20.
RBEN
and SDO (serial data out). When
is taken low, on
the next falling edge of SCLK, the contents of the DAC register
are transferred to the shift register. RBEN can be used to frame
the readback data by leaving it low for 16 clock cycles, or it can
be asserted high after the required hold time. The shift register
contains the DAC register data and this is shifted out on the
SDO line on each falling edge of SCLK with some delay. This
ensures the data on the serial data output pin is valid for the
falling edge of the receiving part. The two MSBs of the 16-bit
word are 0s.
CLR FUNCTION
The falling edge of CLR causes VOUT to be reset to the same
potential as DUTGND. The contents of the registers remain
unchanged, so the user can reload the previous data with LDAC
after CLR is asserted high. Alternatively, if LDAC is tied low, the
output is loaded with the contents of the DAC register auto-
matically after CLR is brought high.
相关PDF资料 |
PDF描述 |
|---|---|
| AD5531BRUZ-REEL | IC DAC 14BIT SRL IN/VOUT 16TSSOP |
| AD5324BRMZ-REEL7 | IC DAC 12BIT QUAD VOUT 10MSOP TR |
| AD5324BRMZ-REEL | IC DAC 12BIT QUAD VOUT 10MSOP TR |
| AD5318ARU | IC DAC 10BIT OCTAL W/BUF 16TSSOP |
| LTC1655CS8#TRPBF | IC D/A CONV 16BIT R-R 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5531BRUZ-REEL71 | 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters |
| AD5532 | 制造商:AD 制造商全称:Analog Devices 功能描述:32-Channel, 14-Bit Voltage-Output DAC |
| AD5532-1 | 制造商:AD 制造商全称:Analog Devices 功能描述:32-Channel, 14-Bit Voltage-Output DAC |
| AD5532-2 | 制造商:AD 制造商全称:Analog Devices 功能描述:32-Channel, 14-Bit Voltage-Output DAC |
| AD5532-3 | 制造商:AD 制造商全称:Analog Devices 功能描述:32-Channel, 14-Bit Voltage-Output DAC |
发布紧急采购，3分钟左右您将得到回复。