- 您现在的位置：买卖IC网 > PDF目录8877 > AD5532ABCZ-3 (Analog Devices Inc)IC DAC 14BIT 32CH BIPO 74-CSPBGA PDF资料下载
参数资料
| 型号： | AD5532ABCZ-3 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/20页 |
| 文件大小： | 0K |
| 描述： | IC DAC 14BIT 32CH BIPO 74-CSPBGA |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1 |
| 设置时间： | 22µs |
| 位数： | 14 |
| 数据接口： | 串行 |
| 转换器数目： | 34 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 623mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 74-LBGA，CSPBGA |
| 供应商设备封装： | 74-CSPBGA（12x12） |
| 包装： | 托盘 |
| 输出数目和类型： | 32 电压，单极 |
| 采样率（每秒）： | 45k |
| 配用： | EVAL-AD5532HSEBZ-ND - BOARD EVAL FOR AD5532HS EVAL-AD5532EBZ-ND - BOARD EVAL FOR AD5532 |
AD5532
Rev. D | Page 16 of 20
SERIAL INTERFACE
The serial interface allows easy interfacing to most micro-
controllers and DSPs, such as the PIC16C, PIC17C, QSPI, SPI,
DSP56000, TMS320, and ADSP-21xx, without the need for any
glue logic. When interfacing to the 8051, the SCLK must be
inverted. The Microprocessor Interfacing section explains how
to interface to some popular DSPs and microcontrollers. Figure
4, Figure 5, and Figure 6 show the timing diagram for a serial
read and write to the AD5532. The serial interface works with
both a continuous and a noncontinuous serial clock. The first
falling edge of SYNC resets a counter that counts the number of
serial clocks to ensure the correct number of bits are shifted in
and out of the serial shift registers. Any further edges on SYNC
are ignored until the correct number of bits are shifted in or
out. Once the correct number of bits for the selected mode has
been shifted in or out, the SCLK is ignored. In order for another
serial transfer to take place the counter must be reset by the
falling edge of SYNC.
In readback, the first rising SCLK edge after the falling edge of
SYNC causes DOUT to leave its high impedance state and data is
clocked out onto the DOUT line and also on subsequent SCLK
rising edges. The DOUT pin goes back into a high impedance
state on the falling edge of the 14th SCLK. Data on the DIN line
is latched in on the first SCLK falling edge after the falling edge
of the SYNC signal and on subsequent SCLK falling edges.
During read-back DIN is ignored. The serial interface does
not shift data in or out until it receives the falling edge of the
SYNC signal.
Table 10
Pin
Description
SER/PAR
This pin is tied high to enable the serial interface
and to disable the parallel interface. The serial
interface is controlled by the four pins that follow.
SYNC,
DIN, SCLK
Standard 3-wire interface pins. The SYNC pin is
shared with the CS function of the parallel interface.
DOUT
Data Out pin for reading back the contents of the
DAC registers. The data is clocked out on the rising
edge of SCLK and is valid on the falling edge of
SCLK.
Mode
Bits
The four different modes of operation are described
in the Modes of Operation section.
Cal Bit
In DAC mode, this is a test bit. When high, it loads all
0s or all 1s to the 32 DACs simultaneously. In ISHA
mode, all 32 channels acquire VIN at the same time
when this bit is high. In ISHA mode, the acquisition
time is then 45 μs (typ) and accuracy may be
reduced. This bit is set low for normal use.
Offset Sel
Bit
If this is set high, the offset channel is selected and
Bits A4–A0 are ignored.
Test Bit
Must be set low for correct operation of the part.
A4–A0
Used to address any one of the 32 channels
(A4 = MSB of address, A0 = LSB).
DB13–
DB0
Used to write a 14-bit word into the addressed DAC
register. Only valid when in DAC mode.
00939-C-020
OFFSET_SEL
A4–A0
CAL
0
MSB
LSB
MODE BIT 1
MODE BIT 2
MODE BITS
0
TEST BIT
OFFSET_SEL
A4–A0
CAL
1
0
MSB
LSB
MODE BITS
DB13–DB0
0
TEST BIT
a. 10-BIT SERIAL WRITE WORD (ISHA MODE)
b. 24-BIT INPUT SERIAL WRITE WORD (DAC MODE)
c. INPUT SERIAL INTERFACE (ACQUIRE AND READ-BACK MODE)
d. INPUT SERIAL INTERFACE (READ-BACK MODE)
OFFSET_SEL
A4–A0
CAL
0
1
MSB
LSB
MODE BITS
DB13–DB0
0
TEST BIT
10-BIT
SERIAL WORD
WRITTEN TO PART
14-BIT DATA
READ FROM PART AFTER
NEXT FALLING EDGE OF SYNC
(DB13 = MSB OF DAC WORD)
MSB
LSB
10-BIT
SERIAL WORD
WRITTEN TO PART
14-BIT DATA
READ FROM PART AFTER
NEXT FALLING EDGE OF SYNC
(DB13 = MSB OF DAC WORD)
OFFSET_SEL
A4–A0
CAL
1
MSB
LSB
MODE BITS
DB13–DB0
0
TEST BIT
MSB
LSB
Figure 21. Serial Interface Formats
相关PDF资料 |
PDF描述 |
|---|---|
| SY10ELT21ZG TR | IC TRANSLATOR 3.3V DIFF 8-SOIC |
| AD5532ABCZ-1 | IC DAC 14BIT VOUT 32CH 74-CSPBGA |
| VI-BW1-MV-F2 | CONVERTER MOD DC/DC 12V 150W |
| AD5378ABCZ | IC DAC 14BIT 32CHAN 108CSPBGA |
| SY10ELT21LZG TR | IC TRANSLATOR 3.3V DIFF 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5532ABCZ-5 | 功能描述:IC DAC 14BIT 32CH BIPO 74-CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD5532B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:AD5532B: 32-Channel. 14-Bit DAC with Precision Infinite Sample-and-Hold Mode (Rev A. 9/02) |
| AD5532BBC-1 | 制造商:Analog Devices 功能描述:DAC 32-CH 14-bit 74-Pin CSP-BGA Tray 制造商:Rochester Electronics LLC 功能描述:32 CHANNEL, 14-BIT DAC & SHA I.C. - Bulk 制造商:Analog Devices 功能描述:Digital-Analog Converter IC Interface Ty |
| AD5532BBCZ-1 | 功能描述:IC DAC 14BIT 32CH BIPO 74-CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5532HS | 制造商:AD 制造商全称:Analog Devices 功能描述:32-Channel 14-Bit DAC with High-Speed 3-Wire Serial Interface |
发布紧急采购，3分钟左右您将得到回复。