- 您现在的位置：买卖IC网 > PDF目录373882 > AD5570BRS-REEL7 (ANALOG DEVICES INC) True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC PDF资料下载
参数资料
| 型号： | AD5570BRS-REEL7 |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | DAC |
| 英文描述： | True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC |
| 中文描述： | SERIAL INPUT LOADING, 12 us SETTLING TIME, 16-BIT DAC, PDSO16 |
| 封装： | PLASTIC, MO-150AC, SSOP-16 |
| 文件页数： | 21/24页 |
| 文件大小： | 963K |
| 代理商： | AD5570BRS-REEL7 |
AD5570
AD5570 to MC68HC11 Interface
Figure 41 shows an example of a serial interface between the
AD5570 and the MC68HC11 microcontroller. The serial
peripheral interface (SPI) on the MC68HC11 is configured for
master mode (MSTR = 1), clock polarity bit (CPOL = 0), and
the clock phase bit (CPHA = 1). The SPI is configured by
writing to the SPI control register (SPCR)—see the
68HC11
User Manual
. SCK of the 68HC11 drives the SCLK of the
AD5570, the MOSI output drives the serial data line (DIN) of
the AD5570, and the MISO input is driven from SDO. The
SYNC is driven from one of the port lines, in this case PC7.
Rev. 0 | Page 21 of 24
When data is being transmitted to the AD5570, the SYNC line
(PC7) is taken low and data is transmitted MSB first. Data
appearing on the MOSI output is valid on the falling edge of
SCK. Eight falling clock edges occur in the transmit cycle, so, in
order to load the required 16-bit word, PC7 is not brought high
until the second 8-bit word has been transferred to the DAC’s
input shift register.
AD5570*
SCLK
DIN
SYNC
MOSI
SCLK
PC7
MC68HC11*
*ADDITIONAL PINS OMITTED FOR CLARITY
SDO
MISO
0
Figure 41. AD5570 to MC68HC11 Interface
LDAC is controlled by the PC6 port output. The DAC can be
updated after each 2-byte transfer by bringing LDAC low. This
example does not show other serial lines for the DAC. If CLR
were used, it could be controlled by port output PC5, for
example.
AD5570 to 8051 Interface
The AD5570 requires a clock synchronized to the serial data.
For this reason, the 8051 must be operated in Mode 0. In this
mode, serial data enters and exits through RxD, and a shift clock
is output on RxD.
P3.3 and P3.4 are bit programmable pins on the serial port and
are used to drive SYNC and LDAC, respectively.
The 8051 provides the LSB of its SBUF register as the first bit in
the data stream. The user must ensure that the data in the SBUF
register is arranged correctly, because the DAC expects MSB
first.
AD5570*
SCLK
DIN
SYNC
TxD
P3.3
8xC51*
*ADDITIONAL PINS OMITTED FOR CLARITY
SDO
RxD
V
LOGIC
LDAC
P3.4
0
Figure 42. AD5570 to 8051 Interface
When data is to be transmitted to the DAC, P3.3 is taken low.
Data on RxD is clocked out of the microcontroller on the rising
edge of TxD and is valid on the falling edge. As a result, no glue
logic is required between this DAC and the microcontroller
interface.
The 8051 transmits data in 8-bit bytes with only eight falling
clock edges occurring in the transmit cycle. Because the DAC
expects a 16-bit word, SYNC (P3.3) must be left low after the
first eight bits are transferred. After the second byte has been
transferred, the P3.3 line is taken high. The DAC may be
updated using LDAC via P3.4 of the 8051.
AD5570 to ADSP2101/ADSP2103
An interface between the AD5570 and the ADSP2101/
ADSP2103 is shown in Figure 43. The ADSP2101/ADSP2103
should be set up to operate in the SPORT transmit alternate
framing mode. The ADSP2101/ADSP2103 are programmed
through the SPORT control register and should be configured
as follows: internal clock operation, active low framing, and
16-bit word length.
Transmission is initiated by writing a word to the Tx register
after the SPORT has been enabled. As the data is clocked out of
the DSP on the rising edge of SCLK, no glue logic is required to
interface the DSP to the DAC. In the interface shown, the DAC
output is updated using the LDAC pin via the DSP. Alterna-
tively, the LDAC input could be tied permanently low, and then
the update takes place automatically when TFS is taken high.
AD5570*
SCLK
DIN
SYNC
DT
SCLK
RFS
ADSP2101/
ADSP2103*
*ADDITIONAL PINS OMITTED FORCLARITY
SDO
DR
TFS
LDAC
FO
0
Figure 43. AD5570 to ADSP2101/ADSP2103 Interface
相关PDF资料 |
PDF描述 |
|---|---|
| AD5570 | True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC |
| AD5570ARS | True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC |
| AD557JN | DACPORT, Low-Cost Complete mP-Compatible 8-Bit DAC |
| AD557JP | DACPORT, Low-Cost Complete mP-Compatible 8-Bit DAC |
| AD5601 | 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5570BRSZ | 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5570BRSZ-REEL | 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD5570BRSZ-REEL7 | 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD5570WRS | 功能描述:IC DAC 16BIT SRL-IN/VOUT 16-SSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD5570WRS-REEL | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 16-bit 16-Pin SSOP T/R 制造商:Analog Devices 功能描述:DAC 1CH R-2R 16BIT 16SSOP - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。