参数资料
型号: AD5764RBSUZ
厂商: Analog Devices Inc
文件页数: 14/32页
文件大小: 0K
描述: IC DAC 16BIT QUAD VOUT 32-TQFP
产品培训模块: Data Converter Fundamentals
DAC Architectures
产品变化通告: AD5764(R), AD5744R Product Change 04/Sept/2009
设计资源: High Accuracy, Bipolar Voltage Output Digital-to-Analog Conversion Using AD5764 (CN0006)
标准包装: 1
设置时间: 8µs
位数: 16
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 4
电压电源: 双 ±
功率耗散(最大): 275 mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 32-TQFP
供应商设备封装: 32-TQFP(7x7)
包装: 托盘
输出数目和类型: 4 电压,双极
产品目录页面: 784 (CN2011-ZH PDF)
Data Sheet
AD5764R
Rev. D | Page 21 of 32
THEORY OF OPERATION
The AD5764R is a quad, 16-bit, serial input, bipolar voltage output
DAC that operates from supply voltages of ±11.4 V to ±16.5 V and
has a buffered output voltage of up to ±10.5263 V. Data is written to
the AD5764R in a 24-bit word format via a 3-wire serial interface.
The AD5764R also offers an SDO pin that is available for daisy
chaining or readback.
The AD5764R incorporates a power-on reset circuit that ensures
that the data registers are loaded with 0x0000 at power-up. The
AD5764R features a digital I/O port that can be programmed via
the serial interface, an analog die temperature sensor, on-chip
10 ppm/°C voltage reference, on-chip reference buffers, and per
channel digital gain and offset registers.
DAC ARCHITECTURE
The DAC architecture of the AD5764R consists of a 16-bit,
current mode, segmented R-2R DAC. The simplified circuit
diagram for the DAC section is shown in Figure 39.
06064-
060
2R
E15
VREF
2R
E14
E1
2R
S11
R
2R
S10
2R
12-BIT, R-2R LADDER
4 MSBs DECODED INTO
15 EQUAL SEGMENTS
VOUTx
2R
S0
2R
AGNDx
R/8
IOUT
Figure 39. DAC Ladder Structure
The four MSBs of the 16-bit data-word are decoded to drive
15 switches, E1 to E15. Each of these switches connects one
of the 15 matched resistors to either AGNDx or IOUT. The
remaining 12 bits of the data-word drive Switch S0 to Switch S11
of the 12-bit R-2R ladder network.
REFERENCE BUFFERS
The AD5764R can operate with either an external or an internal
reference. The reference inputs (REFAB and REFCD) have an
input range of up to 7 V. This input voltage is then used to provide
a buffered positive and negative reference for the DAC cores.
The positive reference is given by
+VREF = 2 × VREFIN
The negative reference to the DAC cores is given by
VREF = 2 × VREFIN
These positive and negative reference voltages (along with the
gain register values) define the output ranges of the DACs.
SERIAL INTERFACE
The AD5764R is controlled over a versatile 3-wire serial interface
that operates at clock rates of up to 30 MHz and is compatible
with SPI, QSPI, MICROWIRE, and DSP standards.
Input Shift Register
The input shift register is 24 bits wide. Data is loaded into the
device, MSB first, as a 24-bit word under the control of a serial
clock input, SCLK. The input register consists of a read/write bit,
a reserved bit that must be set to 0, three register select bits, three
DAC address bits, and 16 data bits, as shown in Table 9. The
timing diagram for this operation is shown in Figure 2.
Upon power-up, the data registers are loaded with zero code
(0x0000) and the outputs are clamped to 0 V via a low impedance
path. The outputs can be updated with the zero code value by
asserting either LDAC or CLR. The corresponding output voltage
depends on the state of the BIN/2sCOMP pin. If the BIN/2sCOMP
pin is tied to DGND, the data coding is twos complement and
the outputs update to 0 V. If the BIN/2sCOMP pin is tied to
DVCC, the data coding is offset binary and the outputs update to
negative full scale. To have the outputs power up with zero code
loaded to the outputs, hold the CLR pin low during power-up.
Standalone Operation
The serial interface works with both a continuous and noncon-
tinuous serial clock. A continuous SCLK source can be used only
if SYNC is held low for the correct number of clock cycles. In
gated clock mode, a burst clock containing the exact number of
clock cycles must be used, and SYNC must be taken high after
the final clock to latch the data. The first falling edge of SYNC
starts the write cycle. Exactly 24 falling clock edges must be
applied to SCLK before SYNC is brought high again. If SYNC is
brought high before the 24th falling SCLK edge, then the data
written is invalid. If more than 24 falling SCLK edges are applied
before SYNC is brought high, the input data is also invalid. The
input register addressed is updated on the rising edge of SYNC.
For another serial transfer to take place, SYNC must be brought
low again. After the end of the serial data transfer, data is
automatically transferred from the input shift register to the
addressed register.
When the data has been transferred into the chosen register of
the addressed DAC, all data registers and outputs can be updated
by taking LDAC low.
相关PDF资料
PDF描述
AD5781BRUZ-REEL7 IC DAC 18BIT SRL 20TSSOP
AD5790BCPZ IC DAC VOLT OUT 20BIT 24LFCSP
AD5791BRUZ IC DAC 20BIT SRL 20TSSOP
AD5821ABCBZ-REEL IC DAC 10BIT CURRENTSINK 9WLCSP
AD6600ASTZ IC ADC DUAL W/RSSI 44-LQFP
相关代理商/技术参数
参数描述
AD5764RBSUZ-REEL7 功能描述:IC DAC QUAD 16BIT VOUT 32-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*
AD5764RCSUZ 功能描述:IC DAC QUAD 16BIT VOUT 32-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行,SPI? 转换器数目:1 电压电源:单电源 功率耗散(最大):- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5764RCSUZ-REEL7 功能描述:IC DAC QUAD 16BIT VOUT 32-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*
AD5764SSUZ-EP-RL7 功能描述:16 Bit Digital to Analog Converter 4 32-TQFP (7x7) 制造商:analog devices inc. 系列:iCMOS? 包装:剪切带(CT) 零件状态:有效 位数:16 数模转换器数:4 建立时间:10μs 输出类型:Voltage - Buffered 差分输出:无 数据接口:SPI,DSP 参考类型:外部 电压 - 电源,模拟:±11.4 V ~ 16.5 V 电压 - 电源,数字:2.7 V ~ 5.25 V INL/DNL(LSB):±2(最大),±1(最大) 架构:R-2R 工作温度:-55°C ~ 125°C 封装/外壳:32-TQFP 供应商器件封装:32-TQFP(7x7) 标准包装:1
AD5765 制造商:AD 制造商全称:Analog Devices 功能描述:Complete Quad, 16-Bit, High Accuracy, Serial Input, ±5V DACs