- 您现在的位置：买卖IC网 > PDF目录8560 > AD5764RCSUZ-REEL7 (Analog Devices Inc)IC DAC QUAD 16BIT VOUT 32-TQFP PDF资料下载
参数资料
| 型号： | AD5764RCSUZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 3/32页 |
| 文件大小： | 0K |
| 描述： | IC DAC QUAD 16BIT VOUT 32-TQFP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 产品变化通告： | AD5764(R), AD5744R Product Change 04/Sept/2009 |
| 设计资源： | High Accuracy, Bipolar Voltage Output Digital-to-Analog Conversion Using AD5764 (CN0006) |
| 标准包装： | 500 |
| 设置时间： | 8µs |
| 位数： | 16 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 4 |
| 电压电源： | 双 ± |
| 功率耗散（最大）： | 275 mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-TQFP |
| 供应商设备封装： | 32-TQFP（7x7） |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 4 电压，双极 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
Data Sheet
AD5764R
Rev. D | Page 11 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
SYNC
SCLK
SDIN
SDO
CLR
LDAC
D1
D0
AGNDA
VOUTA
VOUTB
AGNDB
AGNDC
VOUTC
VOUTD
AGNDD
RS
T
O
UT
R
S
TIN
DG
ND
DV
CC
AV
DD
P
G
ND
IS
CC
AV
SS
BI
N/
2sCO
M
P
AV
DD
AV
SS
T
EMP
RE
F
G
ND
RE
F
O
UT
RE
F
CD
RE
F
AB
1
2
3
4
5
6
7
8
23
22
21
18
19
20
24
17
PIN 1
9
10 11
12
13 14 15
16
32 31 30
29 28 27 26
25
AD5764R
TOP VIEW
(Not to Scale)
06064-
006
Figure 6. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
SYNC
Active Low Input. This is the frame synchronization signal for the serial interface. While SYNC is low, data is
transferred in on the falling edge of SCLK.
2
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of SCLK. This operates at clock
speeds of up to 30 MHz.
3
SDIN
Serial Data Input. Data must be valid on the falling edge of SCLK.
4
SDO
Serial Data Output. This pin is used to clock data from the serial register in daisy-chain or readback mode.
5
CLR
Negative Edge Triggered Input.1 Asserting this pin sets the data registers to 0x0000.
6
LDAC
Load DAC. This logic input is used to update the data registers and, consequently, the analog outputs. When
tied permanently low, the addressed data register is updated on the rising edge of SYNC. If LDAC is held high
during the write cycle, the DAC input register is updated but the output update is held off until the falling edge
of LDAC. In this mode, all analog outputs can be updated simultaneously on the falling edge of LDAC. The LDAC
pin must not be left unconnected.
7, 8
D0, D1
Digital I/O Port. D0 and D1 form a digital I/O port. The user can set up these pins as inputs or outputs that are
configurable and readable over the serial interface. When configured as inputs, these pins have weak internal
pull-ups to DVCC. When programmed as outputs, D0 and D1 are referenced by DVCC and DGND.
9
RSTOUT
Reset Logic Output. This is the output from the on-chip voltage monitor used in the reset circuit. If desired, it
can be used to control other system components.
10
RSTIN
Reset Logic Input. This input allows external access to the internal reset logic. Applying a Logic 0 to this input
clamps the DAC outputs to 0 V. In normal operation, RSTIN should be tied to Logic 1. Register values remain
unchanged.
11
DGND
Digital Ground Pin.
12
DVCC
Digital Supply Pin. Voltage ranges from 2.7 V to 5.25 V.
13, 31
AVDD
Positive Analog Supply Pins. Voltage ranges from 11.4 V to 16.5 V.
14
PGND
Ground Reference Point for Analog Circuitry.
15, 30
AVSS
Negative Analog Supply Pins. Voltage ranges from –11.4 V to –16.5 V.
16
ISCC
This pin is used in association with an optional external resistor to AGND to program the short-circuit current
of the output amplifiers. Refer to the Design Features section for more information.
17
AGNDD
Ground Reference Pin for DAC D Output Amplifier.
18
VOUTD
Analog Output Voltage of DAC D. Buffered output with a nominal full-scale output range of ±10 V. The output
amplifier is capable of directly driving a 10 k, 200 pF load.
19
VOUTC
Analog Output Voltage of DAC C. Buffered output with a nominal full-scale output range of ±10 V. The output
amplifier is capable of directly driving a 10 k, 200 pF load.
20
AGNDC
Ground Reference Pin for DAC C Output Amplifier.
21
AGNDB
Ground Reference Pin for DAC B Output Amplifier.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-JWH-MW-S | CONVERTER MOD DC/DC 52V 100W |
| LTC2758BILX#PBF | IC DAC 18BIT SPI/SRL 48-LQFP |
| AD569JPZ-REEL | IC DAC 16BIT MONO NON-LIN 28PLCC |
| VE-BND-MU-S | CONVERTER MOD DC/DC 85V 200W |
| VE-JW0-MZ-B1 | CONVERTER MOD DC/DC 5V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5764SSUZ-EP-RL7 | 功能描述:16 Bit Digital to Analog Converter 4 32-TQFP (7x7) 制造商:analog devices inc. 系列:iCMOS? 包装:剪切带（CT） 零件状态:有效 位数:16 数模转换器数:4 建立时间:10μs 输出类型:Voltage - Buffered 差分输出:无 数据接口:SPI，DSP 参考类型:外部 电压 - 电源，模拟:±11.4 V ~ 16.5 V 电压 - 电源，数字:2.7 V ~ 5.25 V INL/DNL（LSB）:±2（最大），±1（最大） 架构:R-2R 工作温度:-55°C ~ 125°C 封装/外壳:32-TQFP 供应商器件封装:32-TQFP（7x7） 标准包装:1 |
| AD5765 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete Quad, 16-Bit, High Accuracy, Serial Input, ±5V DACs |
| AD5765BSUZ | 功能描述:IC DAC 16BIT +/-5V QUAD 2LSB 32L RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD5765BSUZ-REEL7 | 功能描述:IC DAC 16BIT 5V QUAD 32-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD5765CSUZ | 功能描述:IC DAC 16BIT QUAD 5V 1LSB 32TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
发布紧急采购，3分钟左右您将得到回复。