参数资料
型号: AD6644ASTZ-40
厂商: Analog Devices Inc
文件页数: 20/24页
文件大小: 0K
描述: IC ADC 14BIT 40MSPS CMOS 52-LQFP
标准包装: 1
位数: 14
采样率(每秒): 40M
数据接口: 并联
转换器数目: 4
功率耗散(最大): 1.3W
电压电源: 模拟和数字
工作温度: -25°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 52-LQFP
供应商设备封装: 52-LQFP(10x10)
包装: 托盘
输入数目和类型: 1 个差分,双极
AD6644
Rev. D | Page 5 of 24
AD6644AST-40/65
Parameter
Name
Temp
Test Level1
Min
Typ
Max
Unit
DATA READY (DRY6)/DATA, OVR
Data Ready to DATA Delay (Hold Time)3
tH_DR
See note7
Encode = 65 MSPS (50% Duty Cycle)
Full
IV
8.0
8.6
9.4
ns
Encode = 40 MSPS (50% Duty Cycle)
Full
IV
12.8
13.4
14.2
ns
Data Ready to DATA Delay (Setup Time)3
tS_DR
See note7
@ 65 MSPS (50% Duty Cycle)
Full
IV
3.2
5.5
6.5
ns
@ 40 MSPS (50% Duty Cycle)
Full
IV
8.0
10.3
11.3
ns
APERTURE DELAY
tA
25°C
V
100
ps
APERTURE UNCERTAINTY (JITTER)
tJ
25°C
V
0.2
ps rms
2 Several timing parameters are a function of tENC and tENCH.
3 To compensate for a change in duty cycle for tH_DR and tS_DR use the following equations:
NewtH_DR = (tH_DR % Change(tENCH)) × tENC/2
NewtS_DR = (tS_DR % Change(tENCH)) × tENC/2
4 ENCODE to data delay (hold time) is the absolute minimum propagation delay through the ADC.
5 ENCODE to data delay (setup time) is calculated relative to 65 MSPS (50% duty cycle). To calculate tS_E for a given encode, use the following equation:
NewtS_E = tENC(NEW) tENC + tS_E (that is, for 40 MSPS, NewtS_E(TYP) = 25 × 109 15.38 × 109 + 9.8 × 109 = 19.4 × 109).
6 DRY is an inverted and delayed version of the encode clock. Any change in the duty cycle of the clock correspondingly changes the duty cycle of DRY.
7 Data ready to data delay (tH_DR and tS_DR) is calculated relative to 65 MSPS (50% duty cycle) and is dependent on tENC and duty cycle. To calculate tH_DR and tS_DR for a
given encode, use the following equations:
NewtH_DR = tENC(NEW)/2 tENCH + tH_DR (that is, for 40 MSPS, NewtH_DR(TYP) = 12.5 × 109 7.69 × 109 + 8.6 × 109 = 13.4 × 109).
NewtS_DR = tENC(NEW)/2 tENCH + tS_DR (that is, for 40 MSPS, NewtS_DR(TYP) = 12.5 × 109 7.69 × 109 + 5.5 × 109 = 10.3 × 109).
AC SPECIFICATIONS
All ac specifications tested by driving ENCODE and ENCODE differentially.
AVCC = 5 V, DVCC = 3.3 V; ENCODE and ENCODE = maximum conversion rate MSPS; TMIN = 25°C, TMAX = +85°C, unless otherwise noted.
Table 5.
AD6644AST-40
AD6644AST-65
Parameter
Conditions
Temp
Test Level1
Min
Typ
Max
Min
Typ
Max
Unit
SNR
Analog Input
2.2 MHz
25°C
V
74.5
dB
@ 1 dBFS
15.5 MHz
25°C
II
74.0
72
74.0
dB
30.5 MHz
25°C
II
73.5
72
73.5
dB
Analog Input
2.2 MHz
25°C
V
74.5
dB
@ 1 dBFS
15.5 MHz
25°C
II
74.0
72
74.0
dB
30.5 MHz
25°C
V
73.0
dB
WORST HARMONIC (2ND or 3RD)2
Analog Input
2.2 MHz
25°C
V
92
dBc
@ 1 dBFS
15.5 MHz
25°C
II
90
83
90
dBc
30.5 MHz
25°C
V
85
dBc
WORST HARMONIC (4TH or Higher)2
Analog Input
2.2 MHz
25°C
V
93
dBc
@ 1 dBFS
15.5 MHz
25°C
II
92
85
92
dBc
30.5 MHz
25°C
V
92
dBc
TWO-TONE SFDR2, 3, 4
Full
V
100
dBFS
TWO-TONE IMD REJECTION2, 4
F1, F2 @ 7 dBFS
Full
V
90
dBc
ANALOG INPUT BANDWIDTH
25°C
V
250
MHz
2 AVCC = 5 V to 5.25 V for rated ac performance.
3 Analog input signal power swept from 7 dBFS to 100 dBFS.
4 F1 = 15 MHz, F2 = 15.5 MHz.
相关PDF资料
PDF描述
VI-J6M-MY-F1 CONVERTER MOD DC/DC 10V 50W
UP050B331K-KFC CAP CER 330PF 50V 10% AXIAL
VI-J6L-MY-F4 CONVERTER MOD DC/DC 28V 50W
VE-B4J-IV-F1 CONVERTER MOD DC/DC 36V 150W
VE-B43-IV-F4 CONVERTER MOD DC/DC 24V 150W
相关代理商/技术参数
参数描述
AD6644ASTZ-40 制造商:Analog Devices 功能描述:IC 14-BIT ADC
AD6644ASTZ-65 功能描述:IC ADC 14BIT 65MSPS CMOS 52-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
AD6644ASTZ-65 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC
AD6644PCB 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 40 MSPS/65 MSPS A/D Converter
AD6644ST 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 40 MSPS/65 MSPS A/D Converter