- 您现在的位置：买卖IC网 > PDF目录9521 > AD7147PACPZ-1500R7 (Analog Devices Inc)IC CAP-TO-DGTL CONV PROG 24LFCSP PDF资料下载
参数资料
| 型号： | AD7147PACPZ-1500R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/73页 |
| 文件大小： | 0K |
| 描述： | IC CAP-TO-DGTL CONV PROG 24LFCSP |
| 标准包装： | 1 |
| 系列： | CapTouch™ |
| 类型： | 电容数字转换器 |
| 分辨率（位）： | 16 b |
| 采样率（每秒）： | 250k |
| 数据接口： | I²C，串行 |
| 电压电源： | 单电源 |
| 电源电压： | 2.6 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 24-LFCSP-VQ（4x4） |
| 包装： | 标准包装 |
| 产品目录页面： | 781 (CN2011-ZH PDF) |
| 其它名称： | AD7147PACPZ-1500R7DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页
Data Sheet
AD7147
Rev. D | Page 17 of 72
CDC CONVERSION SEQUENCE TIME
Table 10. CDC Conversion Times for Full Power Mode
Conversion Time (ms)
SEQUENCE_STAGE_NUM
Decimation = 64
Decimation = 128
Decimation = 256
0
0.768
1.536
3.072
1
1.536
3.072
6.144
2
2.304
4.608
9.216
3
3.072
6.144
12.288
4
3.84
7.68
15.36
5
4.608
9.216
18.432
6
5.376
10.752
21.504
7
6.144
12.288
24.576
8
6.912
13.824
27.648
9
7.68
15.36
30.72
10
8.448
16.896
33.792
11
9.216
18.432
36.864
The time required for the CDC to complete the measurement of
all 12 stages is defined as the CDC conversion sequence time. The
SEQUENCE_STAGE_NUM and DECIMATION bits determine
the conversion time, as listed in Table 10.
For example, if the device is operated with a decimation rate
of 128 and the SEQUENCE_STAGE_NUM bit is set to 5 for the
conversion of six stages in a sequence, the conversion sequence
time is 9.216 ms.
Full Power Mode CDC Conversion Sequence Time
The full power mode CDC conversion sequence time for all
12 stages is set by configuring the SEQUENCE_STAGE_NUM
and DECIMATION bits as outlined in Table 10.
Figure 27 shows a simplified timing diagram of the full power
mode CDC conversion time. The full power mode CDC con-
CONVERSION
SEQUENCE N
CONVERSION
SEQUENCE N + 1
CONVERSION
SEQUENCE N + 2
CDC
CONVERSION
tCONV_FP
0
66
63
-0
24
Figure 27. Full Power Mode CDC Conversion Sequence Time
Low Power Mode CDC Conversion Sequence Time
with Delay
The frequency of each CDC conversion while operating in the
low power automatic wake-up mode is controlled by using the
LP_CONV_DELAY bits located at Address 0x000[3:2] in
addition to the registers listed in Table 10. This feature provides
some flexibility for optimizing the tradeoff between the conversion
time needed to meet system requirements and the power
consumption of the AD7147.
For example, maximum power savings is achieved when the
LP_CONV_DELAY bits are set to 11. With a setting of 11,
the AD7147 automatically wakes up, performing a conversion
every 800 ms.
Table 11. LP_CONV_DELAY Settings
LP_CONV_DELAY Bits
Delay Between Conversions (ms)
00
200
01
400
10
600
11
800
Figure 28 shows a simplified timing example of the low power
mode CDC conversion time. As shown, the low power mode CDC
conversion time is set by tCONV_FP and the LP_CONV_DELAY bits.
CONVERSION
SEQUENCE N
CONVERSION
SEQUENCE N + 1
CDC
CONVERSION
LP_CONV_DELAY
tCONV_LP
tCONV_FP
0
66
63
-0
25
Figure 28. Low Power Mode CDC Conversion Sequence Time
CDC CONVERSION RESULTS
Certain high resolution sensors require the host to read back the
CDC conversion results for processing. The registers required
for host processing are located in the Bank 3 registers. The host
processes the data read back from these registers using a software
algorithm in order to determine position information.
In addition to the results registers in the Bank 3 registers, the
AD7147 provides the 16-bit CDC output data directly, starting
at Address 0x00B of Bank 1. Reading back the CDC 16-bit
conversion data register allows for customer-specific application
data processing.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC6992CS6-1#TRMPBF | IC OSC SILICON 1MHZ TSOT23-6 |
| D38999/20MJ19SN | CONN RCPT 19POS WALL MNT W/SCKT |
| VI-B7K-MY-S | CONVERTER MOD DC/DC 40V 50W |
| VI-B6F-IV-B1 | CONVERTER MOD DC/DC 72V 150W |
| VI-B7J-MY-S | CONVERTER MOD DC/DC 36V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7147PACPZ-1RL | 功能描述:IC CAP-TO-DGTL CONV PROG 24LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:CapTouch™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:数据采集系统（DAS） 分辨率（位）:16 b 采样率（每秒）:21.94k 数据接口:MICROWIRE?，QSPI?，串行，SPI? 电压电源:模拟和数字 电源电压:1.8 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（6x6） 包装:托盘 |
| AD7147PACPZ-500R7 | 功能描述:IC CAP-TO-DGTL CONV PROG 24LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:CapTouch™ 产品培训模块:Data Converter Basics 标准包装:1 系列:- 类型:电机控制 分辨率（位）:12 b 采样率（每秒）:1M 数据接口:串行，并联 电压电源:单电源 电源电压:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:100-TQFP 供应商设备封装:100-TQFP（14x14） 包装:剪切带 (CT) 其它名称:296-18373-1 |
| AD7147PACPZ-RL | 功能描述:IC CAP-TO-DGTL CONV PROG 24LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:CapTouch™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:数据采集系统（DAS） 分辨率（位）:16 b 采样率（每秒）:21.94k 数据接口:MICROWIRE?，QSPI?，串行，SPI? 电压电源:模拟和数字 电源电压:1.8 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（6x6） 包装:托盘 |
| AD7147P-WAFER | 功能描述:IC CAP-TO-DGTL CONV PROG 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
| AD7147WPACPZ-1500R | 功能描述:IC CAP-TO-DGTL CONV PROG 24LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:CapTouch™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:数据采集系统（DAS） 分辨率（位）:16 b 采样率（每秒）:21.94k 数据接口:MICROWIRE?，QSPI?，串行，SPI? 电压电源:模拟和数字 电源电压:1.8 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（6x6） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。