- 您现在的位置：买卖IC网 > PDF目录11676 > AD7151BRMZ (Analog Devices Inc)IC CAP CONV 1CH ULT LP 10MSOP PDF资料下载
参数资料
| 型号： | AD7151BRMZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/28页 |
| 文件大小： | 0K |
| 描述： | IC CAP CONV 1CH ULT LP 10MSOP |
| 特色产品： | AD715x Series Capacitance-to-Digital Converters & Evaluation Board |
| 标准包装： | 50 |
| 类型： | 电容数字转换器 |
| 输入类型： | 电压 |
| 输出类型： | 数字 |
| 接口： | 2 线串口 |
| 电流 - 电源： | 120µA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-TFSOP，10-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 10-MSOP |
| 包装： | 管件 |
| 产品目录页面： | 781 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD7151
Rev. 0 | Page 21 of 28
SERIAL INTERFACE
The AD7151 supports an I2C-compatible 2-wire serial interface.
The two wires on the serial bus (interface) are called SCL (clock)
and SDA (data). These two wires carry all addressing, control,
and data information one bit at a time over the bus to all
connected peripheral devices. The SDA wire carries the data,
while the SCL wire synchronizes the sender and receiver during
the data transfer. The devices on the bus are classified as either
master or slave devices. A device that initiates a data transfer
message is called a master, while a device that responds to this
message is called a slave.
To control the AD7151 device on the bus, the following
protocol must be followed. First, the master initiates a data
transfer by establishing a start condition, defined by a high-to-
low transition on SDA while SCL remains high. This indicates
that the start byte follows. This 8-bit start byte is made up of a
7-bit address plus an R/W bit indicator.
All peripherals connected to the bus respond to the start
condition and shift in the next eight bits (7-bit address + R/W
bit). The bits arrive MSB first. The peripheral that recognizes
the transmitted address responds by pulling the data line low
during the ninth clock pulse. This is known as the acknowledge
bit. All other devices withdraw from the bus at this point and
maintain an idle condition. An exception to this is the general
call address, which is described in the General Call section. In
the idle condition, the device monitors the SDA and SCL lines
waiting for the start condition and the correct address byte.
The R/W bit determines the direction of the data transfer. A
Logic 0 LSB in the start byte means that the master writes
information to the addressed peripheral. In this case, the
AD7151 becomes a slave receiver. A Logic 1 LSB in the start
byte means that the master reads information from the
addressed peripheral. In this case, the AD7151 becomes a slave
transmitter. In all instances, the AD7151 acts as a standard slave
device on the serial bus.
The start byte address for the AD7151 is 0x90 for a write and
0x91 for a read.
READ OPERATION
When a read is selected in the start byte, the register that is
currently addressed by the address pointer is transmitted to the
SDA line by the AD7151. This is then clocked out by the master
device, and the AD7151 awaits an acknowledge from the
master.
If an acknowledge is received from the master, the address auto-
incrementer automatically increments the address pointer
register and outputs the next addressed register content to the
SDA line for transmission to the master. If no acknowledge is
received, the AD7151 returns to the idle state and the address
pointer is not incremented. The address pointers’ auto-incrementer
allows block data to be written to or read from the starting address
and subsequent incremental addresses.
In continuous conversion mode, the address pointers’ auto-
incrementer should be used for reading a conversion result.
This means that the two data bytes should be read using one
multibyte read transaction rather than two separate single-byte
transactions. The single-byte data read transaction may result in
the data bytes from two different results being mixed.
The user can also access any unique register (address) on a one-
to-one basis without having to update all the registers. The
address pointer register contents cannot be read.
If an incorrect address pointer location is accessed or if the user
allows the auto-incrementer to exceed the required register
address, the following applies:
In read mode, the AD7151 continues to output various
internal register contents until the master device issues a
no acknowledge, start, or stop condition. The address
pointers’ auto-incrementer contents are reset to point to
the status register at the 0x00 address when a stop
condition is received at the end of a read operation. This
allows the status register to be read (polled) continually
without having to constantly write to the address pointer.
In write mode, the data for the invalid address is not
loaded into the AD7151 registers, but an acknowledge is
issued by the AD7151.
WRITE OPERATION
When a write is selected, the byte following the start byte is
always the register address pointer (subaddress) byte, which
points to one of the internal registers on the AD7151. The
address pointer byte is automatically loaded into the address
pointer register and acknowledged by the AD7151. After the
address pointer byte acknowledge, a stop condition, a repeated
start condition, or another data byte can follow from the master.
A stop condition is defined by a low-to-high transition on SDA
while SCL remains high. If a stop condition is encountered by
the AD7151, it returns to its idle condition and the address
pointer is reset to 0x00.
If a data byte is transmitted after the register address pointer
byte, the AD7151 loads this byte into the register that is
currently addressed by the address pointer register and sends an
acknowledge, and the address pointer auto-incrementer auto-
matically increments the address pointer register to the next
internal register address. Thus, subsequent transmitted data
bytes are loaded into sequentially incremented addresses.
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/24WE6SA | CONN RCPT 6POS JAM NUT W/SCKT |
| D38999/20ME6PN | CONN RCPT 6POS WALL MNT W/PINS |
| AD7143ACPZ-1500RL7 | IC CTLR PROGRAMMABLE CDC 16LFCSP |
| D38999/20JE6PN | CONN RCPT 6POS WALL MNT W/PINS |
| VE-B3R-CU-S | CONVERTER MOD DC/DC 7.5V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7151BRMZ-REEL | 功能描述:IC CAP CONV 1CH ULT LP 10MSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD7152 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit Capacitance-to-Digital Converter |
| AD7152BRMZ | 功能描述:IC CDC 12BIT 2/4CH 10MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:- 产品培训模块:Data Converter Basics 标准包装:1 系列:- 类型:电机控制 分辨率（位）:12 b 采样率（每秒）:1M 数据接口:串行，并联 电压电源:单电源 电源电压:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:100-TQFP 供应商设备封装:100-TQFP（14x14） 包装:剪切带 (CT) 其它名称:296-18373-1 |
| AD7152BRMZ-REEL | 功能描述:IC CDC 12BIT 2/4CH 10MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:数据采集系统（DAS） 分辨率（位）:16 b 采样率（每秒）:21.94k 数据接口:MICROWIRE?，QSPI?，串行，SPI? 电压电源:模拟和数字 电源电压:1.8 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（6x6） 包装:托盘 |
| AD7153 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit Capacitance-to-Digital Converter |
发布紧急采购，3分钟左右您将得到回复。