Data Sheet
AD7193
Rev. D | Page 13 of 56
08
36
7-
0
65
NOTES
1. NC = NO CONNECT.
2. CONNECT EXPOSED PAD TO AGND.
24 DVDD
23 AVDD
22 DGND
21 AGND
20 BPDSW
19 NC
18 REFIN1(–)
17 REFIN1(+)
1
2
3
4
5
6
7
8
P3
P2
P1/REFIN2(+)
P0/REFIN2(–)
NC
AINCOM
9
10
11
12
13
14
15
16
AI
N1
AI
N2
AI
N3
AI
N4
AI
N5
AI
N6
AI
N7
AI
N8
32
31
30
29
28
27
26
25
CS
SC
L
K
MC
L
K
2
MC
L
K
1
DI
N
DO
UT
/RD
Y
NC
SY
N
C
TOP VIEW
(Not to Scale)
AD7193
Figure 6. 32-Lead LFCSP Pin Configuration
Table 6. 32-Lead LFCSP Pin Function Descriptions
Pin No.
Mnemonic
Description
1
P3
Digital Output Pin. This pin can function as a general-purpose output bit referenced between AVDD and
AGND.
2
P2
Digital Output Pin. This pin can function as a general-purpose output bit referenced between AVDD and
AGND.
3
P1/REFIN2(+)
Digital Output Pin/Positive Reference Input. This pin functions as a general-purpose output bit referenced
between AVDD and AGND. When the REFSEL bit in the configuration register = 1, this pin functions as
REFIN2(+). An external reference can be applied between REFIN2(+) and REFIN2(). REFIN2(+) can lie
anywhere between AVDD and AGND + 1 V. The nominal reference voltage, (REFIN2(+) REFIN2()), is AVDD, but
the part functions with a reference from 1 V to AVDD.
4
P0/REFIN2()
Digital Output Pin/Negative Reference Input. This pin functions as a general-purpose output bit referenced
between AVDD and AGND. When the REFSEL bit in the configuration register = 1, this pin functions as
REFIN2(). This reference input can lie anywhere between AGND and AVDD 1 V.
5, 6, 7, 19,
26
NC
No Connect. Tie these pins to AGND.
8
AINCOM
Analog Input AIN1 to Analog Input AIN8 are referenced to this input when configured for pseudo differential
operation.
9
AIN1
Analog Input. This pin can be configured as the positive input of a fully differential input pair when used with
AIN2 or as a pseudo differential input when used with AINCOM.
10
AIN2
Analog Input. This pin can be configured as the negative input of a fully differential input pair when used
with AIN1 or as a pseudo differential input when used with AINCOM.
11
AIN3
Analog Input. This pin can be configured as the positive input of a fully differential input pair when used with
AIN4 or as a pseudo differential input when used with AINCOM.
12
AIN4
Analog Input. This pin can be configured as the negative input of a fully differential input pair when used
with AIN3 or as a pseudo differential input when used with AINCOM.
13
AIN5
Analog Input. This pin can be configured as the positive input of a fully differential input pair when used with
AIN6 or as a pseudo differential input when used with AINCOM.
14
AIN6
Analog Input. This pin can be configured as the negative input of a fully differential input pair when used
with AIN5 or as a pseudo differential input when used with AINCOM.
15
AIN7
Analog Input. This pin can be configured as the positive input of a fully differential input pair when used with
AIN8 or as a pseudo differential input when used with AINCOM.
16
AIN8
Analog Input. This pin can be configured as the negative input of a fully differential input pair when used
with AIN7 or as a pseudo differential input when used with AINCOM.
17
REFIN1(+)
Positive Reference Input. An external reference can be applied between REFIN1(+) and REFIN1(). REFIN1(+)
can lie anywhere between AVDD and AGND + 1 V. The nominal reference voltage, (REFIN1(+) REFIN1()), is
AVDD, but the part functions with a reference from 1 V to AVDD.
18
REFIN1()
Negative Reference Input. This reference input can lie anywhere between AGND and AVDD 1 V.
20
BPDSW
Bridge Power-Down Switch to AGND.