- 您现在的位置：买卖IC网 > PDF目录10786 > AD7237KRZ-REEL (Analog Devices Inc)IC DAC 12BIT DL AMP/BUFF 24SOIC PDF资料下载
参数资料
| 型号： | AD7237KRZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 12/12页 |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT DL AMP/BUFF 24SOIC |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 产品变化通告： | Product Discontinuance 27/Oct/2011 |
| 标准包装： | 1,000 |
| 系列： | DACPORT® |
| 设置时间： | 8µs |
| 位数： | 12 |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 电压电源： | 双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 2 电压，单极；2 电压，双极 |
| 采样率（每秒）： | * |
AD7237A/AD7247A
REV. 0
–9–
Figure 6. AD7237A Input Control Logic
Table II. AD7237A Truth Table
CS WR
A1 A0 LDAC Function
1
X
X X 1
No Data Transfer
X
1
X X 1
No Data Transfer
0
1
DAC A LS Input Latch Transparent
0
1
DAC A MS Input Latch Transparent
0
1
0
1
DAC B LS Input Latch Transparent
0
1
DAC B MS Input Latch Transparent
1
X X 0
DAC A and DAC B DAC Latches
Updated Simultaneously from the
Respective Input Latches
X = Don’t Care.
However, care must be taken while exercising LDAC during a
write cycle. If an LDAC operation overlaps a CS and WR op-
eration, there is a possibility of invalid data being latched to the
output. To avoid this, LDAC must remain low after CS or WR
return high for a period equal to or greater than t8, the mini-
mum LDAC pulse width.
Figure 7. AD7237A Write Cycle Timing Diagram
Table I. AD7247A Truth Table
CSA
CSB
WR
Function
X
1
No Data Transfer
1
X
No Data Transfer
0
1
0
DAC A Latch Transparent
1
0
DAC B Latch Transparent
0
Both DAC Latches Transparent
X = Don’t Care
INTERFACE LOGIC INFORMATION—AD7237A
The input loading structure on the AD7237A is configured for
interfacing to microprocessors with an 8-bit-wide data bus. The
part contains two 12-bit latches per DAC—an input latch and a
DAC latch. Each input latch is further subdivided into a least
significant 8-bit latch and a most significant 4-bit latch. Only
the data held in the DAC latches determines the outputs from
the part. The input control logic for the AD7237A is shown in
Figure 6, while the write cycle timing diagram is shown in
Figure 7.
CS
, WR, A0 and A1 control the loading of data to the input
latches. The eight data inputs accept right-justified data. Data
can be loaded to the input latches in any sequence. Provided
that LDAC is held high, there is no analog output change as a
result of loading data to the input latches. Address lines A0 and
A1 determine which latch data is loaded to when CS and WR
are low. The selection of the input latches is shown in the truth
table for AD7237A operation in Table II.
The LDAC input controls the transfer of 12-bit data from the
input latches to the DAC latches. Both DAC latches, and hence
both analog outputs, are updated at the same time. The LDAC
signal is level triggered, and data is latched into the DAC latch
on the rising edge of LDAC. The LDAC input is asynchronous
and independent of WR. This is useful in many applications
especially in the simultaneous updating of multiple AD7237As.
相关PDF资料 |
PDF描述 |
|---|---|
| XRT5894IV-F | IC LIU E1 QUAD 64TQFP |
| VI-JTW-MY-S | CONVERTER MOD DC/DC 5.5V 50W |
| AD5582YRVZ-REEL | IC DAC 12BIT PARALLEL IN 48TSSOP |
| VI-BNV-MX-F1 | CONVERTER MOD DC/DC 5.8V 75W |
| AD5316BRUZ-REEL | IC DAC 10BIT QUAD W/BUFF 16TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7237SQ | 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS DUAL 12-BIT DACPORT |
| AD7237TQ | 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS DUAL 12-BIT DACPORT |
| AD723ARU | 制造商:Analog Devices 功能描述:Video Encoder 28-Pin TSSOP Tube |
| AD723ARU-REEL | 制造商:Analog Devices 功能描述:Video Encoder 28-Pin TSSOP T/R |
| AD723ARU-REEL7 | 制造商:Analog Devices 功能描述:Video Encoder 28-Pin TSSOP T/R |
发布紧急采购，3分钟左右您将得到回复。