参数资料
型号: AD7274BRMZ
厂商: Analog Devices Inc
文件页数: 8/29页
文件大小: 0K
描述: IC ADC 12BIT 3MSPS HS LP 8MSOP
标准包装: 50
位数: 12
采样率(每秒): 3M
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 18mW
电压电源: 单电源
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 8-TSSOP,8-MSOP(0.118",3.00mm 宽)
供应商设备封装: 8-MSOP
包装: 管件
输入数目和类型: 1 个单端,单极
AD7273/AD7274
Rev. 0 | Page 15 of 28
CIRCUIT INFORMATION
The AD7273/AD7274 are high speed, low power, 10-/12-bit,
single supply ADCs, respectively. The parts can be operated
from a 2.35 V to 3.6 V supply. When operated from any supply
voltage within this range, the AD7273/AD7274 are capable of
throughput rates of 3 MSPS when provided with a 48 MHz clock.
The AD7273/AD7274 provide the user with an on-chip track-
and-hold ADC and a serial interface housed in an 8-lead TSOT
or an 8-lead MSOP package, which offers the user considerable
space-saving advantages over alternative solutions. The serial
clock input accesses data from the part and provides the clock
source for the successive approximation ADC. The analog input
range is 0 to VREF. An external reference in the range of 1.4 V to
VDD is required by the ADC.
The AD7273/AD7274 also feature a power-down option to save
power between conversions. The power-down feature is
implemented across the standard serial interface as described in
CONVERTER OPERATION
The AD7273/AD7274 are successive approximation ADCs
based on a charge redistribution DAC. Figure 24 and Figure 25
show simplified schematics of the ADC. Figure 24 shows the
ADC during its acquisition phase, where SW2 is closed, SW1 is
in Position A, the comparator is held in a balanced condition,
and the sampling capacitor acquires the signal on VIN.
COMPARATOR
ACQUISITION
PHASE
VDD/2
SW2
VIN
SAMPLING
CAPACITOR
AGND
A
SW1
B
CHARGE
REDISTRIBUTION
DAC
CONTROL
LOGIC
04973-024
Figure 24. ADC Acquisition Phase
When the ADC starts a conversion, SW2 opens and SW1 moves
to Position B, causing the comparator to become unbalanced
(see Figure 25). The control logic and the charge redistribution
DAC are used to add and subtract fixed amounts of charge from
the sampling capacitor to bring the comparator back into a
balanced condition. When the comparator is rebalanced, the
conversion is complete. The control logic generates the ADC
output code. Figure 26 shows the ADC transfer function.
COMPARATOR
ACQUISITION
PHASE
VDD/2
SW2
VIN
SAMPLING
CAPACITOR
AGND
A
SW1
B
CHARGE
REDISTRIBUTION
DAC
CONTROL
LOGIC
04973-025
Figure 25. ADC Conversion Phase
ADC TRANSFER FUNCTION
The output coding of the AD7273/AD7274 is straight binary.
The designed code transitions occur midway between
successive integer LSB values, such as 0.5 LSB and 1.5 LSB. The
LSB size is VREF/4,096 for the AD7274 and VREF/1,024 for the
AD7273. The ideal transfer characteristic for the
AD7273/AD7274 is shown in Figure 26.
000...000
0V
ADC
CODE
ANALOG INPUT
111...111
000...001
111...000
011...111
111...110
000...010
1LSB = VREF/4096 (AD7274)
1LSB = VREF/1024 (AD7273)
+VREF – 1.5LSB
0.5LSB
04973-026
Figure 26. AD7273/AD7274 Transfer Characteristic
相关PDF资料
PDF描述
SP232AET-L/TR IC DVR/RCVR RS232 5V SGL 16WSOIC
CXS3106A14S9S CONN PLUG 2POS STRGHT SKT
VI-B3B-IV-S CONVERTER MOD DC/DC 95V 150W
EN3C16M26SX CONN PLUG 16POS MALE CORD #26
MS3106R22-16S CONN PLUG 9POS STRAIGHT W/SCKT
相关代理商/技术参数
参数描述
AD7274BRMZ2 制造商:AD 制造商全称:Analog Devices 功能描述:3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT
AD7274BRMZ-REEL 功能描述:IC ADC 12BIT 3MSPS HS LP 8MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7274BRMZ-REEL2 制造商:AD 制造商全称:Analog Devices 功能描述:3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT
AD7274BUJ-500RL7 制造商:Analog Devices 功能描述:ADC Single SAR 3Msps 12-bit Serial 8-Pin TSOT T/R 制造商:Rochester Electronics LLC 功能描述:12BIT 3MSPS SAR ADC I.C. - Bulk
AD7274BUJ-REEL 制造商:AD 制造商全称:Analog Devices 功能描述:3MSPS,10-/12-Bit ADCs in 8-Lead TSOT