- 您现在的位置：买卖IC网 > PDF目录373897 > AD73322EZ (Analog Devices, Inc.) Precision Rail-to-Rail Input and Output Op Amp; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C PDF资料下载
参数资料
| 型号： | AD73322EZ |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | Precision Rail-to-Rail Input and Output Op Amp; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C |
| 中文描述： | 低功耗和低成本的CMOS通用双模拟前端（386.88十一） |
| 文件页数： | 22/40页 |
| 文件大小： | 437K |
| 代理商： | AD73322EZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
REV. 0
AD73322L
–22–
In a single AD73322L configuration, each 16-bit data frame
sent from the DSP to the device is interpreted as DAC data, but
it is necessary to send two DAC words per sample period in
order to ensure DAC update. Also, as the device count setting
defaults to 1, it must be set to 2 (001b) to ensure correct update
of both DACs on the AD73322L.
Appendix B details the initialization and operation of an
AD73322L in normal Data Mode.
SE
SDOFS
SCLK
SDO
SDIFS
SDI
ADC SAMPLE WORD (DEVICE 2)
ADC SAMPLE WORD (DEVICE 1)
DAC DATA WORD (DEVICE 2)
DAC DATA WORD (DEVICE 1)
Figure 12. Interface Signal Timing for Data Mode
Operation
Mixed Program/Data Mode
This mode allows the user to send control words to the device
along with the DAC data. This permits adaptive control of the
device whereby control of the input/output gains etc., can be
affected by interleaving control words along with the normal
flow of DAC data. The standard data frame remains 16 bits,
but now the MSB is used as a flag bit to indicate whether the
remaining 15 bits of the frame represent DAC data or control
information. In the case of DAC data, the 15 bits are loaded
with MSB justification and LSB set to 0 to the DAC register.
Mixed mode is enabled by setting the MM bit (CRA:1) to 1 and
the DATA/
PGM
bit (CRA:0) to 1. In the case where control
setting changes will be required during normal operation, this
mode allows the ability to load both control and data informa-
tion with the slight inconvenience of formatting the data. Note
that the output samples from the ADC will also have the MSB
set to zero to indicate it is a data word.
Appendix C details the initialization and operation of an
AD73322L operating in mixed mode. Note that it is not essen-
tial to load the control registers in Program Mode before setting
mixed mode active. It is also possible to initiate mixed mode by
programming CRA with the first control word and then inter-
leaving control words with DAC data.
Digital Loop-Back
This mode can be used for diagnostic purposes and allows the
user to feed the ADC samples from the ADC register directly to
the DAC register. This forms a loop-back of the analog input to
the analog output by reconstructing the encoded signal using
the decoder channel. The serial interface will continue to work,
which allows the user to control gain settings, etc. Only when
DLB is enabled with mixed mode operation can the user disable
the DLB, otherwise the device must be reset.
SPORT Loop-Back
This mode allows the user to verify the DSP interfacing and
connection by writing words to the SPORT of the devices and
have them returned back unchanged after a delay of 16 SCLK
cycles. The frame sync and data word that are sent to the device
are returned via the output port. Again, SLB mode can only be
disabled when used in conjunction with mixed mode, otherwise
the device must be reset.
Analog Loop-Back
In Analog Loop-Back mode, the differential DAC output is
connected, via a loop-back switch, to the ADC input (see Figure
13). This mode allows the ADC channel to check functionality
of the DAC channel as the reconstructed output signal can be
monitored using the ADC as a sampler. Analog Loop-Back is
enabled by setting the ALB bit (CRF:7).
NOTE: Analog Loop-Back can only be enabled if the Analog
Gain Tap is powered down (CRC:1 = 0).
INVERTING
OP AMPS
ANALOG
LOOP-BACK
SELECT
INVERT
SINGLE-
ENDED
ENABLE
G1
+6/
–
15dB
PGA
CONTINUOUS
TIME
LOW-PASS
FILTER
V
REF
VFBN1
VINN1
VINP1
VFBP1
VOUTP1
VOUTN1
REFCAP
REFOUT
REFERENCE
0/38dB
PGA
AD73322L
V
REF
ANALOG GAIN
TAP POWERED
DOWN
Figure 13. Analog Loop-Back Connectivity
相关PDF资料 |
PDF描述 |
|---|---|
| AD73322LYR | Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
| AD73322LYRU | Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
| AD73322LYST | Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
| AD73322L | KNOB, RT25; Series:29JF RoHS Compliant: Yes |
| AD73322 | Low Cost, Low Power CMOS General Purpose Dual Analog Front End(低成本，低功耗的CMOS通用双模拟前端处理器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD73322L | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
| AD73322LAR | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 28-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Bulk |
| AD73322LAR-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 28-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Tape and Reel |
| AD73322LARU | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 28-Pin TSSOP 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Bulk 制造商:Analog Devices 功能描述:IC AUDIO CODEC |
| AD73322LARU-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 28-Pin TSSOP T/R 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。