- 您现在的位置：买卖IC网 > PDF目录10537 > AD7356YRUZ (Analog Devices Inc)IC ADC DUAL 12BIT 5MSPS 16TSSOP PDF资料下载
参数资料
| 型号： | AD7356YRUZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/21页 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 12BIT 5MSPS 16TSSOP |
| 设计资源： | DC-Coupled, Single-Ended-to-Differential Conversion Using AD8138 and AD7356 (CN0041) |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 50k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 59mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 2 个差分，双极 |
AD7356
Rev. A | Page 18 of 20
SERIAL INTERFACE
Figure 30 shows the detailed timing diagram for serial interfacing
to the AD7356. The serial clock provides the conversion clock
and controls the transfer of information from the AD7356
during conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track and hold into hold mode,
at which point the analog input is sampled and the bus is taken
out of three-state. The conversion is also initiated at this point
and requires a minimum of 14 SCLKs to complete. Once
13 SCLK falling edges have elapsed, the track and hold goes
back into track on the next SCLK rising edge, as shown in
at Point B. If a 16-bit data transfer is used on the
AD7356, then two trailing zeros appear after the final LSB.
On the rising edge of
CS, the conversion is terminated and
SDATAA and SDATAB go back into three-state. If CS is not
brought high, but is instead held low for an additional 14
SCLK cycles, the data from the conversion on ADC B is output
on SDATAA (see
). Likewise, the data from the
conversion on ADC A is output on SDATAB. In this case, the
SDATA line in use goes back into three-state on the 32nd SCLK
falling edge or the rising edge of
CS, whichever occurs first.
A minimum of 14 serial clock cycles is required to perform
the conversion process and to access data from one conversion
on either data line of the AD7356. CS falling low provides the
leading zero to be read in by the microcontroller or DSP. The
remaining data is then clocked out by subsequent SCLK falling
edges, beginning with a second leading zero. Thus, the first
falling clock edge on the serial clock has the leading zero
provided and also clocks out the second leading zero. The
12-bit result then follows with the final bit in the data transfer
and is valid on the 14th falling edge (having been clocked out on
the previous (13th) falling edge). In applications with a slower
SCLK, it may be possible to read in data on each SCLK rising
edge depending on the SCLK frequency. With a slower SCLK,
the first rising edge, of SCLK after the CS falling edge has the
second leading zero provided, and the 13th rising SCLK edge
has DB0 provided.
CS
SCLK
1
5
13
SDATAA
SDATAB
2 LEADING ZEROS
THREE-
STATE
t4
2
34
t5
t3
tQUIET
t2
THREE-STATE
DB11
DB10
DB2
DB0
t6
t7
t8
0
DB1
DB9
DB8
t9
tACQUISITION
tCONVERT
065
05
-0
24
B
Figure 30. Serial Interface Timing Diagram
CS
SCLK
1
5
15
SDATAA
THREE-
STATE
t4
2
34
16
t5
t3
t2
THREE-
STATE
t6
t7
14
0
ZERO
DB11B
17
2 LEADING ZEROS
t10
32
DB11A
2 LEADING
ZEROS
DB10A
DB9A
ZERO
2 TRAILING ZEROS
ZERO
2 TRAILING ZEROS
06
50
5-
02
5
Figure 31. Reading Data from Both ADCs on One SDATA Line with 32 SCLKs
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B4J-MW | CONVERTER MOD DC/DC 36V 100W |
| HIN232IBZ | IC 2DRVR/2RCVR RS232 5V 16-SOIC |
| LTC2250IUH#PBF | IC ADC 10-BIT 105MSPS 3V 32-QFN |
| ISL3158EIUZ-T7A | IC LINEAR |
| VI-B44-MX-F4 | CONVERTER MOD DC/DC 48V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7356YRUZ-500RL7 | 功能描述:IC ADC DUAL 12BIT 5MSPS 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7356YRUZ-RL | 功能描述:IC ADC DUAL 12BIT 5MSPS 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7357 | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC |
| AD7357_08 | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC |
| AD7357_09 | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC |
发布紧急采购，3分钟左右您将得到回复。