参数资料
| 型号： | AD7376ARUZ100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/20页 |
| 文件大小： | 0K |
| 描述： | IC POT DIGITAL 128POS 14-TSSOP |
| 标准包装： | 96 |
| 接片： | 128 |
| 电阻（欧姆）： | 100k |
| 电路数： | 1 |
| 温度系数： | 标准值 300 ppm/°C |
| 存储器类型： | 易失 |
| 接口： | 4 线 SPI（芯片选择） |
| 电源电压： | 4.5 V ~ 33 V，±4.5 V ~ 16.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 14-TSSOP |
| 包装： | 管件 |
| 配用： | EVAL-AD7376EBZ-ND - BOARD EVAL FOR AD7376 |
AD7376
Rev. D | Page 5 of 20
Parameter
Symbol
Conditions
Min
Typ1
Max
Unit
DIGITAL INPUTS AND OUTPUTS
Input Logic High
VIH
VDD = 5 V or 15 V
2.4
V
Input Logic Low
VIL
VDD = 5 V or 15 V
0.8
V
Output Logic High
VOH
RPull-Up = 2.2 k to 5 V
4.9
V
Output Logic Low
VOL
IOL = 1.6 mA, VDD = 15 V
0.4
V
Input Current
IIL
VIN = 0 V or 5 V
±1
A
Input Capacitance6
CIL
5
pF
POWER SUPPLIES
Power Supply Range
VDD/VSS
Dual-supply range
±4.5
±16.5
V
Power Supply Range
VDD
Single-supply range, VSS = 0
4.5
33
V
Positive Supply Current
IDD
VIH = 5 V or VIL = 0 V, VDD/VSS = ±15 V
2
mA
VIH = 5 V or VIL = 0 V, VDD/VSS = ±5 V
12
25
A
Negative Supply Current
ISS
VIH = 5 V or VIL = 0 V, VDD/VSS = ±15 V
0.1
mA
VIH = 5 V or VIL = 0 V, VDD/VSS = ±5 V
0.1
mA
Power Dissipation8
PDISS
VIH = 5 V or VIL = 0 V, VDD/VSS = ±15 V
31.5
mW
Power Supply Rejection Ratio
PSRR
0.25
±0.1
+0.25
%/%
DYNAMIC CHARACTERISTICS6, 9, 10
Bandwidth 3 dB
BW
RAB = 50 k, code = 0x40
90
kHz
RAB = 100 k, code = 0x40
50
kHz
Total Harmonic Distortion
THDW
VA = 1 V rms, VB = 0 V, f = 1 kHz
0.002
%
VW Settling Time
tS
VA = 10 V, VB = 0 V, ±1 LSB error band
4
s
Resistor Noise Voltage
eN_WB
RWB = 25 k, f = 1 kHz
2
nV√Hz
1
Typical values represent average readings at 25°C, VDD = 15 V, and VSS = 15 V.
2
Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum and minimum resistance wiper positions. R-DNL
measures the relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic.
3
Pb-free parts have a 35 ppm/°C temperature coefficient.
4
INL and DNL are measured at VW with the RDAC configured as a potentiometer divider, similar to a voltage output digital-to-analog converter. VA = VDD and VB = 0 V.
DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.
5
Resistor Terminals A, B, and W have no limitations on polarity with respect to each other.
6
Guaranteed by design and not subject to production test.
7
Measured at the A terminal. A terminal is open circuit in shutdown mode.
8
PDISS is calculated from (IDD × VDD) + abs(ISS × VSS). CMOS logic level inputs result in minimum power dissipation.
9
Bandwidth, noise, and settling times are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest
bandwidth. The highest R value results in the minimum overall power consumption.
10
All dynamic characteristics use VDD = 15 V and VSS = 15 V.
TIMING SPECIFICATIONS
Table 3.
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
INTERFACE TIMING CHARACTERISTICS1, 2
Clock Frequency
fCLK
4
MHz
Input Clock Pulse Width
tCH, tCL
Clock level high or low
120
ns
Data Setup Time
tDS
30
ns
Data Hold Time
tDH
20
ns
CLK to SDO Propagation Delay3
tPD
RPull-Up = 2.2 k, CL < 20 pF
10
100
ns
CS Setup Time
tCSS
120
ns
CS High Pulse Width
tCSW
150
ns
Reset Pulse Width
tRS
120
ns
CLK Fall to CS Fall Hold Time
tCSH0
10
ns
CLK Rise to CS Rise Hold Time
tCSH
120
ns
CS Rise to Clock Rise Setup
tCS1
120
ns
1
Guaranteed by design and not subject to production test.
2
See Figure 3 for the location of the measured values. All input control voltages are specified with tR = tF = 1 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
Switching characteristics are measured using VDD = 15 V and VSS = 15 V.
3
Propagation delay depends on value of VDD, RPull-Up, and CL.
相关PDF资料 |
PDF描述 |
|---|---|
| AD7391SRZ | IC DAC 10BIT SERIAL 3V 8SOIC |
| AD7392AR | IC DAC 12BIT PARALLEL 3V 20-SOIC |
| AD7396AR | IC DAC 12BIT PARALLEL 3V 24-SOIC |
| AD7400AYRWZ | IC MODULATOR SIGMA-DELTA 16SOIC |
| AD7400YRWZ-REEL7 | IC MODULATOR SIGMA-DELTA 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7376ARUZ100-R7 | 功能描述:IC POT DIGITAL 128POS 14-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD7376ARUZ10-R7 | 功能描述:IC DIGITAL POT 10K 14-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 35 ppm/°C 存储器类型:非易失 接口:3 线串口 电源电压:2.7 V ~ 5.25 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN-EP（3x3） 包装:剪切带 (CT) 产品目录页面:1399 (CN2011-ZH PDF) 其它名称:MAX5423ETA+TCT |
| AD7376ARUZ50 | 功能描述:IC DIGITAL POT 50K 14-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 35 ppm/°C 存储器类型:非易失 接口:3 线串口 电源电压:2.7 V ~ 5.25 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN-EP（3x3） 包装:剪切带 (CT) 产品目录页面:1399 (CN2011-ZH PDF) 其它名称:MAX5423ETA+TCT |
| AD7376ARUZ50-REEL7 | 功能描述:IC DIGITAL POT 50K 14-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD7376ARWZ10 | 功能描述:IC POT DIGITAL 10K 16-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 35 ppm/°C 存储器类型:非易失 接口:3 线串口 电源电压:2.7 V ~ 5.25 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN-EP（3x3） 包装:剪切带 (CT) 产品目录页面:1399 (CN2011-ZH PDF) 其它名称:MAX5423ETA+TCT |
发布紧急采购，3分钟左右您将得到回复。