- 您现在的位置：买卖IC网 > PDF目录1891 > AD7400YRWZ-REEL7 (Analog Devices Inc)IC MODULATOR SIGMA-DELTA 16-SOIC PDF资料下载
参数资料
| 型号： | AD7400YRWZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 7/20页 |
| 文件大小： | 0K |
| 描述： | IC MODULATOR SIGMA-DELTA 16-SOIC |
| 标准包装： | 400 |
| 类型： | 调制器 |
| 分辨率（位）： | 16 b |
| 采样率（每秒）： | 10M |
| 数据接口： | 串行 |
| 电压电源： | 单电源 |
| 电源电压： | 4.5 V ~ 5.25 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC W |
| 包装： | 带卷 (TR) |
Data Sheet
AD7400
Rev. G | Page 15 of 20
DIGITAL FILTER
A Sinc3 filter is recommended for use with the AD7400. This
filter can be implemented on an FPGA or a DSP. The following
Verilog code provides an example of a Sinc3 filter implementation
on a Xilinx Spartan-II 2.5 V FPGA. This code can possibly be
compiled for another FPGA, such as an Altera device. Note
that the data is read on the negative clock edge in this case,
although it can be read on the positive edge if preferred. Figure 28
shows the effect of using different decimation rates with various
filter types.
/*`Data is read on negative clk edge*/
module DEC256SINC24B(mdata1, mclk1, reset,
DATA);
input
mclk1;
/*used to clk filter*/
input
reset;
/*used to reset filter*/
input
mdata1;
/*ip data to be
filtered*/
output [15:0] DATA;
/*filtered op*/
integer location;
integer info_file;
reg [23:0]
ip_data1;
reg [23:0]
acc1;
reg [23:0]
acc2;
reg [23:0]
acc3;
reg [23:0]
acc3_d1;
reg [23:0]
acc3_d2;
reg [23:0]
diff1;
reg [23:0]
diff2;
reg [23:0]
diff3;
reg [23:0]
diff1_d;
reg [23:0]
diff2_d;
reg [15:0]
DATA;
reg [7:0]
word_count;
reg word_clk;
reg init;
/*Perform the Sinc ACTION*/
always @ (mdata1)
if(mdata1==0)
ip_data1 <= 0;
/* change from a 0
to a -1 for 2's comp */
else
ip_data1 <= 1;
/*ACCUMULATOR (INTEGRATOR)
Perform the accumulation (IIR) at the speed
of the modulator.
04718-021
MCLKOUT
IP_DATA1
ACC1+
ACC2+
ACC3
+
Z
+
Z
+
Z
Figure 25. Accumulator
Z = one sample delay
MCLKOUT = modulators conversion bit rate
*/
always @ (negedge mclk1 or posedge reset)
if (reset)
begin
/*initialize acc registers on reset*/
acc1 <= 0;
acc2 <= 0;
acc3 <= 0;
end
else
begin
/*perform accumulation process*/
acc1 <= acc1 + ip_data1;
acc2 <= acc2 + acc1;
acc3 <= acc3 + acc2;
end
/*DECIMATION STAGE (MCLKOUT/ WORD_CLK)
*/
always @ (posedge mclk1 or posedge reset)
if (reset)
word_count <= 0;
else
word_count <= word_count + 1;
always @ (word_count)
word_clk <= word_count[7];
/*DIFFERENTIATOR (including decimation stage)
Perform the differentiation stage (FIR) at a
lower speed.
WORD_CLK
ACC3
DIFF1
DIFF3
+
–
+
–
DIFF2
Z–1
–
+
–
Z–1
04718-
022
Figure 26. Differentiator
Z = one sample delay
WORD_CLK = output word rate
*/
相关PDF资料 |
PDF描述 |
|---|---|
| AD74111YRUZ-REEL7 | IC CODEC AUDIO MONO LP 16TSSOP |
| AD75019JP | IC CROSSPOINT SWIT 16X16 44PLCC |
| AD7503KNZ | IC MULTIPLEXER 8X1 16DIP |
| AD7506KQ | IC MULTIPLEXER 16X1 28CDIP |
| AD7512DIJP | IC SWITCH DUAL SPDT 20PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7401 | 制造商:AD 制造商全称:Analog Devices 功能描述:Isolated Sigma-Delta Modulator |
| AD7401_0612 | 制造商:AD 制造商全称:Analog Devices 功能描述:Isolated Sigma-Delta Modulator |
| AD7401A | 制造商:AD 制造商全称:Analog Devices 功能描述:Isolated Sigma-Delta Modulator |
| AD7401AYRWZ | 功能描述:IC MODULATOR SIGMA-DELTA 16SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| AD7401AYRWZ-RL | 功能描述:IC MODULATOR SIGMA-DELTA 16SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
发布紧急采购，3分钟左右您将得到回复。