参数资料
型号: AD7401YRWZ-REEL7
厂商: Analog Devices Inc
文件页数: 7/20页
文件大小: 0K
描述: IC MODULATOR SIGMA-DELTA 16SOIC
标准包装: 400
位数: 16
采样率(每秒): 20M
数据接口: 串行
转换器数目: 1
功率耗散(最大): 93.5mW
电压电源: 单电源
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 16-SOIC(0.295",7.50mm 宽)
供应商设备封装: 16-SOIC W
包装: 带卷 (TR)
输入数目和类型: 1 个差分,双极
AD7401
Rev. D | Page 15 of 20
DIGITAL FILTER
A Sinc3 filter is recommended for use with the AD7401. This
filter can be implemented on an FPGA or possibly a DSP. The
following Verilog code provides an example of a Sinc3 filter
implementation on a Xylinx Spartan-II 2.5 V FPGA. This code
can possibly be compiled for another FPGA, such as an Altera
device. Note that the data is read on the negative clock edge in
this case, although it can be read on the positive edge if preferred.
Figure 29 shows the effect of using different decimation rates
with various filter types.
/*`Data is read on negative clk edge*/
module DEC256SINC24B(mdata1, mclk1, reset,
DATA);
input
mclk1;
/*used to clk filter*/
input
reset;
/*used to reset filter*/
input
mdata1;
/*ip data to be
filtered*/
output [15:0] DATA;
/*filtered op*/
integer location;
integer info_file;
reg [23:0]
ip_data1;
reg [23:0]
acc1;
reg [23:0]
acc2;
reg [23:0]
acc3;
reg [23:0]
acc3_d1;
reg [23:0]
acc3_d2;
reg [23:0]
diff1;
reg [23:0]
diff2;
reg [23:0]
diff3;
reg [23:0]
diff1_d;
reg [23:0]
diff2_d;
reg [15:0]
DATA;
reg [7:0]
word_count;
reg word_clk;
reg init;
/*Perform the Sinc ACTION*/
always @ (mdata1)
if(mdata1==0)
ip_data1 <= 0;
/* change from a 0
to a -1 for 2's comp */
else
ip_data1 <= 1;
/*ACCUMULATOR (INTEGRATOR)
Perform the accumulation (IIR) at the speed
of the modulator.
MCLKIN
IP_DATA1
ACC1+
ACC2+
ACC3+
+
Z
+
Z
+
Z
05
85
1-
02
4
Figure 26. Accumulator
Z = one sample delay
MCLKIN = modulators conversion bit rate
*/
always @ (posedge mclk1 or posedge reset)
if (reset)
begin
/*initialize acc registers on reset*/
acc1 <= 0;
acc2 <= 0;
acc3 <= 0;
end
else
begin
/*perform accumulation process*/
acc1 <= acc1 + ip_data1;
acc2 <= acc2 + acc1;
acc3 <= acc3 + acc2;
end
/*DECIMATION STAGE (MCLKIN/ WORD_CLK)
*/
always @ (negedge mclk1 or posedge reset)
if (reset)
word_count <= 0;
else
word_count <= word_count + 1;
always @ (word_count)
word_clk <= word_count[7];
/*DIFFERENTIATOR (including decimation stage)
Perform the differentiation stage (FIR) at a
lower speed.
WORD_CLK
ACC3
DIFF1
DIFF3
+
+
DIFF2
Z–1
+
Z–1
0
585
1-
0
25
Figure 27. Differentiator
Z = one sample delay
WORD_CLK = output word rate
*/
相关PDF资料
PDF描述
VE-BTZ-MV-S CONVERTER MOD DC/DC 2V 60W
AD7924WYRUZ-REEL7 IC ADC 12BIT 4CH W/SEQ 16TSSOP
VE-BTX-MW-S CONVERTER MOD DC/DC 5.2V 100W
AD7705BRU-REEL IC ADC 16BIT 2CH 16-TSSOP T/R
MS27497E10B99SB CONN RCPT 7POS WALL MNT W/SCKT
相关代理商/技术参数
参数描述
AD7402-8BRIZ 功能描述:Modulator 16 bit 39K Serial 8-SOIC 制造商:analog devices inc. 系列:iCoupler? 包装:管件 零件状态:有效 类型:调制器 分辨率(位):16 b 采样率(每秒):39k 数据接口:串行 电压源:单电源 电压 - 电源:3 V ~ 5.5 V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.295",7.50mm 宽) 供应商器件封装:8-SOIC 标准包装:80
AD7402-8BRIZ-RL 功能描述:Modulator 16 bit 39K Serial 8-SOIC 制造商:analog devices inc. 系列:iCoupler? 包装:带卷(TR) 零件状态:有效 类型:调制器 分辨率(位):16 b 采样率(每秒):39k 数据接口:串行 电压源:单电源 电压 - 电源:3 V ~ 5.5 V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.295",7.50mm 宽) 供应商器件封装:8-SOIC 标准包装:1,500
AD7402-8BRIZ-RL7 功能描述:Modulator 16 bit 39K Serial 8-SOIC 制造商:analog devices inc. 系列:iCoupler? 包装:剪切带(CT) 零件状态:有效 类型:调制器 分辨率(位):16 b 采样率(每秒):39k 数据接口:串行 电压源:单电源 电压 - 电源:3 V ~ 5.5 V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.295",7.50mm 宽) 供应商器件封装:8-SOIC 标准包装:1
AD7403-8BRIZ 功能描述:Isolated Module 16 bit Serial 8-SOIC 制造商:analog devices inc. 系列:iCoupler? 包装:管件 零件状态:有效 类型:隔离模块 分辨率(位):16 b 采样率(每秒):- 数据接口:串行 电压源:双电源 电压 - 电源:3 V ~ 5.5 V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.295",7.50mm 宽) 供应商器件封装:8-SOIC 标准包装:80
AD7403-8BRIZ-RL 功能描述:Isolated Module 16 bit Serial 8-SOIC 制造商:analog devices inc. 系列:iCoupler? 包装:带卷(TR) 零件状态:有效 类型:隔离模块 分辨率(位):16 b 采样率(每秒):- 数据接口:串行 电压源:双电源 电压 - 电源:3 V ~ 5.5 V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.295",7.50mm 宽) 供应商器件封装:8-SOIC 标准包装:1,500